阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR

MK2059-01

Description

The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is phase locked to an 8kHz (frame rate) input reference clock. The MK2059-01 also provides jitter attenuation. Included in the selection of output frequencies are these common system clocks:

1.544 MHz (T1) 2.048 (E1)


19.44 MHz (OC-3) 16.384 MHz (8x E1)

This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module. Through selection of external loop filter components, the PLL loop bandwidth and damping factor can be tailored to meet input clock jitter attenuation requirements. A loop bandwidth down to the Hz range is possible


Features

- Generates T1, E1, OC-3 and other common telecom clock frequencies from an 8kHz frame clock
- Configurable jitter attenuation characteristics, excellent for use as a Stratum source de-jitter circuit
- 2:1 Input MUX for input reference clocks
- VCXO-based clock generation offers very low jitter and phase noise generation
- Output clock is phase and frequency locked to the selected input reference clock
- Fixed input to output phase relationship (except for 1.544 MHz and 2.048 MHz output selections)
- ±115ppm minimum crystal frequency pullability range, using recommended crystal
- Industrial temperature range
- Low power CMOS technology
- 20 pin SOIC package
- Single 3.3V power supply
- · Pb (lead) free package

Block Diagram



Pin Assignment



20 pin 300 mil SOIC

Output Clock Selection Table

				Output	Crystal
Input	SEL2	SEL1	SEL0	Clock	Used (MHz)
				(MHz)	
8 kHz	0	0	0	1.544	24.704
8 kHz	0	0	1	2.048	24.576
8 kHz	0	1	0	16.384	16.384
8 kHz	0	1	1	17.664	17.664
8 kHz	М	0	0	18.528	18.528
8 kHz	М	0	1	20.00	20.00
8 kHz	М	1	0	25.00	25.00
8 kHz	М	1	1	25.92	25.92
8 kHz	1	0	0	19.44	19.44
8 kHz	1	0	1	20.48	20.48
8 kHz	1	1	0	24.704	24.704
8 kHz	1	1	1	24.576	24.576

Note: For SEL input pin programming: 0 = GND, 1 = VDD, M = Floating

Pin Descriptions

Pin	Pin	Pin	Pin Description
Number	Name	Type	
1	X1	-	Crystal Input. Connect this pin to the specified crystal.
2	VDD	Power	Power Supply. Connect to +3.3V.
3	VDD	Power	Power Supply. Connect to +3.3V.
4	VDD	Power	Power Supply. Connect to +3.3V.
5	VIN	Input	VCXO Control Voltage Input. Connect this pin to CHGP pin and the external
			loop filter as shown in this data sheet.
6	GND	Power	Connect to ground
7	GND	Power	Connect to ground
8	GND	Power	Connect to ground
9	CHGP	Output	Charge Pump Output. Connect this pin to the external loop filter and to pin VIN.
10	ISET	-	Charge pump current setting node, connection for setting resistor.
11	SEL2	Input	Output Frequency Selection Pin 2. Determines output frequency as per table above. Internally biased to VDD/2.
12	SEL1	Input	Output Frequency Selection Pin 1. Determines output frequency as per table above. Internal pull-up.
13	NC	Input	No Internal Connection.
14	CLK	Output	Clock Output
15	SEL0	Input	Output Frequency Selection Pin 0. Determines output frequency as per table
			above. Internal pull-up.
16	ICLK2	Input	Input Clock Connection 2. Connect an input reference clock to this pin. If
			unused, connect to ground.
17	ICLK1	Input	Input Clock Connection 1. Connect an input reference clock to this pin. If
			unused, connect to ground.
18	ISEL	Input	Input Selection. Used to select which reference input clock is active. Low input
			level selects ICLK1, high input level selects ICLK2. Internal pull-up.
19	GND	Power	Connect to ground.
20	X2	-	Crystal Output. Connect this pin to the specified crystal.

Functional Description

The MK2059-01 is a clock generator IC that generates an output clock directly from an internal VCXO circuit which works in conjunction with an external quartz crystal. The VCXO is controlled by an internal PLL (Phase Locked Loop) circuit, enabling the device to perform clock regeneration from an input reference clock. The MK2059-01 is configured to provide a MHz communications reference clock output from an 8kHz input clock. There are 12 selectable output frequencies. Please refer to the Output Clock Selection Table on Page 2.

Most typical PLL clock devices use an internal VCO (Voltage Controlled Oscillator) for output clock generation. By using a VCXO with an external crystal, the MK2059-01 is able to generate a low jitter, low phase-noise output clock within a low bandwidth PLL. This serves to provide input clock jitter attenuation and enables stable operation with a low frequency reference clock.

The VCXO circuit requires an external pullable crystal for operation. External loop filter components enable a PLL configuration with low loop bandwidth.

Application Information

Output Frequency Configuration

The MK2059-01 is configured to generate a set of output frequencies from an 8kHz input clock. Please refer to the Output Clock Selection Table on Page 2. Input bits SEL2:0 are set according to this table, as is the external crystal frequency. Please refer to the Quartz Crystal section on this page regarding external crystal requirements.

Input Mux

The Input Mux serves to select between two alternate input reference clocks. Upon reselection of the input clock, clock glitches on the output clock will not be generated due to the "fly-wheel" effect of the VCXO (the quartz crystal is a high-Q tuned circuit). When the input clocks are not phase aligned, the phase of the output clock will change to reflect the phase of newly selected input at a controlled phase slope (rate of phase change) as influenced by the PLL loop characteristics.

Quartz Crystal

It is important that the correct type of quartz crystal is used with the MK2059-01. Failure to do so may result in reduced frequency pullability range, inability of the loop to lock, or excessive output phase jitter.

The MK2059-01 operates by phase-locking the VCXO circuit to the input signal of the selected ICLK input. The VCXO consists of the external crystal and the integrated VCXO oscillator circuit. To achieve the best performance and reliability, a crystal device with the recommended parameters (shown below) must be used, and the layout guidelines discussed in the PCB Layout Recommendations section must be followed.

The frequency of oscillation of a quartz crystal is determined by its cut and by the external load capacitance. The MK2059-01 incorporates variable load capacitors on-chip which "pull", or change, the frequency of the crystal. The crystals specified for use with the MK2059-01 are designed to have zero frequency error when the total of on-chip + stray capacitance is 14pF. To achieve this, the layout should use short traces between the MK2059-01 and the crystal.

A complete description of the recommended crystal parameters is shown in application note MAN05.

A list of qualified crystal devices that meet these requirements can be found on the IDT web site.


PLL Loop Filter Components

All analog PLL circuits use a loop filter to establish operating stability. The MK2059-01 uses external loop filter components for the following reasons:

- 1) Larger loop filter capacitor values can be used, allowing a lower loop bandwidth. This enables the use of lower input clock reference frequencies and also input clock jitter attenuation capabilities. Larger loop filter capacitors also allow higher loop damping factors when less passband peaking is desired.
- 2) The loop filter values can be user selected to optimize loop response characteristics for a given application.

Referencing the External Component Schematic on this page, the external loop filter is made up of components R_S , C_S and C_P R_{SET} establishes PLL charge pump current and therefore influences loop filter characteristics. Tools for determining loop filter component values are on the IDT web site.

External Component Schematic



Recommended Loop Filter Values Vs. Output Frequency Range Selection

SEL2	SEL1	SEL0	Crystal Multiplier (N)	R _{SET}	R _S	C _S	C _P	Loop Bandwidth (-3dB point)	Damping Factor
0	0	0	3088	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	18 Hz	1.4
0	0	1	3072	120 kΩ	$1.0~\mathrm{M}\Omega$	0.1 μF	4.7 nF	19 Hz	1.4
0	1	0	2048	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	27 Hz	1.7
0	1	1	2208	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	26 Hz	1.7
М	0	0	2316	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	24 Hz	1.6
М	0	1	2500	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	22 Hz	1.6
М	1	0	3125	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	18 Hz	1.4
М	1	1	3240	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	17 Hz	1.4
1	0	0	2430	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	23 Hz	1.6
1	0	1	2560	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	22 Hz	1.6
1	1	0	3088	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	18 Hz	1.4
1	1	1	3072	120 kΩ	1.0 MΩ	0.1 μF	4.7 nF	19 Hz	1.4

Note: For SEL input pin programming: 0 = GND, 1 = VDD, M = Floating

A "normalized" PLL loop bandwidth may be calculated as follows:

$$NBW = \frac{R_S \times I_{CP} \times 575}{N}$$

The "normalized" bandwidth equation above does not take into account the effects of damping factor or the second pole. However, it does provide a useful approximation of filter performance.

The loop damping factor is calculated as follows:

Damping Factor =
$$R_S \times \sqrt{\frac{625 \times I_{CP} \times C_S}{N}}$$

Where:

 R_Z = Value of resistor in loop filter (Ohms) I_{CP} = Charge pump current (amps) (refer to Charge Pump Current Table, below) N = Crystal multiplier shown in the above table C_1 = Value of capacitor C_1 in loop filter (Farads)

As a general rule, the following relationship should be maintained between components C_1 and C_2 in the loop filter:

$$C_P = \frac{C_S}{20}$$

Charge Pump Current Table

	Charge Pump Current
R _{SET}	(I _{CP})
1.4 MΩ	10 μΑ
$680~\mathrm{k}\Omega$	20 μΑ
540 kΩ	25 μΑ
120 kΩ	100 μΑ

Special considerations must be made in choosing loop components C_S and C_P These recommendations can be found on the IDT web site.

Series Termination Resistor


Clock output traces over one inch should use series termination. To series terminate a $50\Omega\,\text{trace}$ (a commonly used trace impedance), place a $33\Omega\,\text{resistor}$ in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω (The optional series termination resistor is not shown in the External Component Schematic.)

Decoupling Capacitors

As with any high performance mixed-signal IC, the MK2059-01 must be isolated from system power supply noise to perform optimally.

Decoupling capacitors of $0.01\mu F$ must be connected between each VDD and the PCB ground plane. To further guard against interfering system supply noise, the MK2059-01 should use one common connection to the PCB power plane as shown in the diagram on the next page. The ferrite bead and bulk capacitor help reduce lower frequency noise in the supply that can lead to output clock phase modulation.

Recommended Power Supply Connection for Optimal Device Performance



Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground, shown as C_L in the External Component Schematic. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no via's) been the crystal and device.

In most cases the load capacitors will not be required. They should not be stuffed on the prototype evaluation board as the indiscriminate use of these trim capacitors will typically cause more crystal centering error than their absence. If the need for the load capacitors is later determined, the values will fall within the 1-4 pf range. The need for, and value of, these trim capacitors can only be determined at prototype evaluation. Please refer to application note MAN05 for the procedure to determine the capacitor values.

PCB Layout Recommendations


For optimum device performance and lowest output phase noise, the following guidelines should be observed. Please also refer to the Recommended PCB Layout drawing on Page 7.

- 1) Each 0.01µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No via's should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
- 2) The loop filter components must also be placed close to the CHGP and VIN pins. C_P should be closest to the device. Coupling of noise from other system signal traces should be minimized by keeping traces short and away from active signal traces. Use of vias should be avoided.
- 3) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.
- 4) To minimize EMI the 33Ω series termination resistor, if needed, should be placed close to the clock output.

5) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the MK2059-01. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

The IDT Applications Note MAN05 may also be referenced for additional suggestions on layout of the crystal section.

Recommended PCB Layout



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the MK2059-01. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature	-40 to +85° C
Storage Temperature	-65 to +150° C
Junction Temperature	175° C
Soldering Temperature	260° C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.15	+3.3	+3.45	V

DC Electrical Characteristics

Unless stated otherwise, VDD = $3.3V \pm 5\%$, Ambient Temperature -40 to $+85^{\circ}$ C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15	3.3	3.45	V
Supply Current	IDD	Clock outputs unloaded, VDD = 3.3V		10	15	mA
Input High Voltage, SEL2	V _{IH}		VDD-0.5			V
Input Low Voltage, SEL2	V_{IL}				0.5	V
Input High Voltage, ISEL, SEL1:0	V _{IH}		2			V
Input Low Voltage, ISEL, SEL1:0	V _{IL}				0.8	V
Input High Voltage, ICLK1, 2	V _{IH}		VDD/2+1			V
Input Low Voltage, ICLK1, 2	V_{IL}				VDD/2-1	V
Input High Current	I _{IH}	V _{IH} = VDD	-10		+10	μΑ
Input Low Current	I _{IL}	V _{IL} = 0	-10		+10	μΑ
Input Capacitance, except X1	C _{IN}			7		pF
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -4 mA	VDD-0.4			V
Output High Voltage	V _{OH}	I _{OH} = -8 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 8 mA			0.4	V
Short Circuit Current	Ios			±50		mA
VIN, VCXO Control Voltage	V_{XC}		0		VDD	V
Nominal Output Impedance	Z _{OUT}			20		Ω

AC Electrical Characteristics

Unless stated otherwise, VDD = $3.3V \pm 5\%$, Ambient Temperature -40 to +85° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
VCXO Crystal Pull Range	f _{XP}	Using Recommended Crystal	-115		+115	ppm
VCXO Crystal Nominal Frequency	f _X		13.5		27	MHz
Input Jitter Tolerance	t _{ji}	In reference to input clock period			0.4	UI
Input pulse width (1)	t _{pi}		10			ns
Output Frequency Error	F _{OUT}	ICLK = 0 ppm error	0	0	0	ppm
Output Duty Cycle (% high time)	t _{OD}	Measured at VDD/2, C _L =15pF	40		60	%
Output Rise Time	t _{OR}	0.8 to 2.0V, C _L =15pF			1.5	ns
Output Fall Time	t _{OF}	2.0 to 0.8V, C _L =15pF			1.5	ns
Skew, Input to Output Clock Note 2	t _{IO}	All output clock selections except 1.544 and 2.048 MHz	-5		+5	ns
Cycle Jitter (short term jitter)	t _{ja}			150		ps p-p
Timing Jitter, Filtered 500Hz-1.3MHz (OC-3)	t _{jf}	Referenced to Mitel/Zarlink MT9045, Note 3		227		ps p-p
Timing Jitter, Filtered 65kHz-1.3MHz (OC-3)	t _{jf}	Referenced to Mitel/Zarlink MT9045, Note 3		170		ps p-p


Note 1: Minimum high or low time of input clock.

Note 2: For the 1.544MHz and 2.048MHz output selections, the input to output clock skew is not controlled nor predictable and will change between power up cycles. Because it is dependent on the phase relationship between the output and feedback divider states following power up, the input to output clock skew will remain stable during a given power up cycle. If controlled input to output skew is desired for this output clock frequency please refer to the MK2049 or MK2069 products.

Note 3: Input reference is the 8 kHz output from a Mitel/Zarlink MT9045 device in freerun mode (SEL2:0 = 100, 19.44 MHz external crystal).

Package Outline and Package Dimensions (20 pin SOIC, 300 Mil. Wide Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
MK2059-01SILF	MK2059-01SILF	Tubes	20 pin SOIC	-40 to +85° C
MK2059-01SILFTR	MK2059-01SILF	Tape and Reel	20 pin SOIC	-40 to +85° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp

Corporate Headquarters

Integrated Device Technology, Inc. www.idt.com

