

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement


1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

MPEG CLOCK SYNTHESIZER
ICS650-12
Description


The ICS650-12 is a low cost, low-jitter, high-performance clock synthesizer designed to produce fixed clock outputs of 13.5 MHz and 27.0 MHz, and four selectable clock outputs: two Processor Clocks (PCLK1) and PCLK2), an Audio Clock, and a Communications Clock (CCLK). Using analog Phase-Locked Loop (PLL) techniques, the device uses a 27.0 MHz clock or fundamental crystal to produce clocks ideal for Digital Video/MPEG-based applications.

Features

- Packaged in 20-pin tiny SSOP (QSOP)
- RoHS 5 (green) or RoHS 6 (green and lead free) compliant package
- Input frequency of 27.0 MHz
- Zero ppm synthesis error in output clocks
- Provides fixed 13.5 MHz and 27.0 MHz. Also provides two selectable processor clocks, one audio clock, and one communications clock.
- Ideal for digital video MPEG-based applications
- 3.3 V or 5.0 V operating voltage
- Entire chip powers down (when CS1=CS0=0)

Block Diagram


Pin Assignment



ACLK Select Table (in MHz)

AS2	AS1	AS0	ACLK
0	0	0	12.288
0	0	1	11.2896
0	1	0	8.192
0	1	1	24.576
1	0	0	8.192
1	0	1	16.9344
1	1	0	18.432
1	1	1	11.2896

CCLK Select Table (in MHz)

CS1	CS0	CCLK
0	0	All off*
0	1	20.00
1	0	66.6666
1	1	24.576

*Note: Entire chip powers-down (outputs stop low) when CS1=CS0=0.

PCLK1 and PCLK2 Select Table (in MHz)

PS2	PS1	PS0	PCLK1	PCLK2
0	0	0	108.00	54.00
0	0	1	55.00	27.5
0	1	0	66.67	33.33
0	1	1	80.00	40.00
1	0	0	54.00	27.00
1	0	1	81.00	40.5
1	1	0	50.00	25.00
1	1	1	60.00	30.00

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	PS2	Input	Processor Clock Select pin 2. See table on page 2.
2	X2	XO	Crystal connection. Connect to a 27.0 MHz crystal or leave unconnected for a clock input.
3	X1	XI	Crystal connection. Connect to a 27.0 MHz fundamental mode crystal or clock input.
4, 16	VDD	Power	Connect to +3.3 V or +5 V.
5	CS1	Input	Communications Clock Select Pin 1. See table on page 2.
6, 14	GND	Power	Connect to ground.
7	ACLK	Output	Audio Clock Output. See table on page 2.
8	PCLK1	Output	Processor Clock Output 1. See table on page 2.
9	CS0	Input	Communications Clock Select 0. See table on page 2.
10	AS2	Input	Audio Clock Select Pin 2. See table on page 2.
11	AS0	Input	Audio Clock Select Pin 0. See table on page 2.
12	27M	Output	27 MHz buffered clock output.
13	13.5M	Output	13.5 MHz clock output.
15	AS1	Input	Audio Clock Select Pin 1. See table on page 2.
17	PCLK2	Output	Processor Clock Output 2. See table on page 2.
18	CCLK	Output	Communications Clock Output. See table on page 2.
19	PS0	Input	Processor Clock Select Pin 0. See table on page 2.
20	PS1	Input	Processor Clock Select Pin 1. See table on page 2.

Key: **Input** = input with internal pull-up; **XI** and **XO** = crystal connections; **Power** = power supply connection; **Output** = output

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS650-12. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Conditions	Rating
Supply Voltage, VDD	Referenced to GND	7 V
All Inputs and Outputs	Referenced to GND	-0.5 V to VDD+0.5 V
Ambient Operating Temperature		0 to +70° C
Storage Temperature		-65 to +150° C
Soldering Temperature	Max. of 10 seconds	260° C

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature 0 to +70° C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Voltage	VDD		3.0		5.5	V
Input High Voltage	V _{IH}		2	VDD/2		V
Input Low Voltage	V _{IL}			VDD/2	0.8	V
Output High Voltage	V _{OH}	VDD = 3.3 V, I _{OH} = -8 mA	2.4			V
Output Low Voltage	V _{OL}	VDD = 3.3 V, I _{OL} = 8 mA			0.8	V
Output High Voltage	V _{OH} , VDD = 3.3 or 5 V	I _{OH} = -8 mA	VDD-0.4			V
Operating Supply Current	I _{DD} @5 V	No Load		39		mA
Operating Supply Current	I _{DD} @5 V	No Load		22		mA
Short Circuit Current	I _{OS} , VDD = 3.3 V	Each output		±50		mA
Input Capacitance		Except X1		7		pF

AC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature 0 to +70° C


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Crystal or Clock Frequency				27		MHz
Output Clocks Accuracy (synthesis error)		All clocks		0	1	ppm
Output Clock Rise Time	t _{OR}	0.8 to 2.0 V			1.5	ns
Output Clock Fall Time	t _{OF}	2.0 to 0.8 V			1.5	ns
Output Clock Duty Cycle		At VDD/2	40	50	60	%
One Sigma Jitter, ACLK		VDD = 3.3 V		100		ps
		VDD = 5.0 V		40		ps
Absolute Clock Period Jitter		VDD = 3.3 V, except CCLK = 20 MHz		±300		ps
		VDD = 5.0 V, except CCLK = 20 MHz		±200		ps

External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01 µF should be connected between VDD and GND on pins 4 and 6, 16 and 14, and a 33Ω terminating resistor may be used on each clock output if the trace is longer than 1 inch.

Package Outline and Package Dimensions (20-pin SSOP)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
650R-12LF	650R-12LF	Tubes	20-pin SSOP	0 to +70° C
650R-12LFT	650R-12LF	Tape and Reel	20-pin SSOP	0 to +70° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

www.idt.com/go/clockhelp

Corporate Headquarters

Integrated Device Technology, Inc.
www.idt.com



www.IDT.com