## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

#### GENERAL DESCRIPTION

The 843001 is a Fibre Channel Clock Generator and a member of the family of high performance devices from IDT. The 843001 uses either a 26.5625MHz or a 23.4375 crystal to synthesize 106.25MHz, 187.5MHz or 212.5MHz, using the FREQ\_SEL pin. The 843001 has excellent <1ps phase jitter performance, over the 637kHz – 10MHz integration range. The 843001 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

#### **FEATURES**

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 23.4375MHz or 26.5625MHz, 18pF parallel resonant crystal
- Selectable 106.25MHz, 187.5MHz or 212.5MHz output frequency
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 106.255MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.74ps (typical)
- RMS phase noise at 106.25MHz

#### Phase noise:

Offset	Noise Power
100Hz	95.2 dBc/Hz
1KHz	118.7 dBc/Hz
10KHz	129.1 dBc/Hz
00KHz	129.6 dBc/Hz

- 3.3V operating supply
- -30°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package


#### **FUNCTION TABLE**

Inputs	Inputs			
Crystal Frequency	FREQ_SEL	Output Frequencie		
26.5625MHz	0	106.25MHz (Default)		
26.5625MHz	1	212.5MHz		
23.4375MHz	1	187.5MHz		

#### **BLOCK DIAGRAM**

#### 

#### PIN ASSIGNMENT



**8-Lead TSSOP**4.40mm x 3.0mm x 0.925mm package body **G Package**Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V <sub>CCA</sub>	Power		Analog supply pin.
2	V <sub>EE</sub>	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Core supply pin.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pulldown Resistor			51		kΩ



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>cc</sub> 4.6V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{M}$  101.7°C/W (0 mps)

Storage Temperature,  $T_{stg}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ ,  $T_A = -30^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
CCA	Analog Supply Current	included in I			12	mA
I <sub>EE</sub>	Power Supply Current				93	mA

Table 3B. LVCMOS/LVTTL DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage			2		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	FREQ_SEL	V <sub>cc</sub> = V <sub>IN</sub> = 3.465V			150	μA
I	Input Low Current	FREQ_SEL	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ

Table 3C. LVPECL DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>oL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{_{\text{CC}}}$  - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	undamenta	I	
Frequency		23.4375		26.5625	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF





Table 5. AC Characteristics,  $V_{_{CC}}=3.3V\pm5\%,\,T_A=-30^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguency	FREQ_SEL = 1	186.67		226.66	MHz
OUT	Output Frequency	FREQ_SEL = 0	93.33		113.33	MHz
	jit(Ø) RMS Phase Jitter, (Random); NOTE 1	212.5MHz, (637KHz to 10MHz)		0.67		ps
tjit(Ø)		187.5MHz, (1.875MHz to 20MHz)		0.52		ps
		106.25MHz, (637KHz to 10MHz)		0.74		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		600	ps
	Outrout Duty Ovala	FSEL = 0	48		52	%
odc	Output Duty Cycle	FSEL = 1	45		55	%


NOTE 1: Please refer to Phase Noise Plot.
















## PARAMETER MEASUREMENT INFORMATION






#### 3.3V OUTPUT LOAD AC TEST CIRCUIT



t<sub>PERIOD</sub>

odc =

#### RMS PHASE JITTER



#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

OUTPUT RISE/FALL TIME



#### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843001 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\text{cc}}$  and  $V_{\text{ccA}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{\text{ccA}}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The 843001 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE



#### LAYOUT GUIDELINE

Figure 3A shows a schematic example of the 843001. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18pF parallel resonant crystal

is used. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. The C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.




FIGURE 3A. 843001 SCHEMATIC EXAMPLE

#### PC BOARD LAYOUT EXAMPLE

Figure 3B shows an example of 843001 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in the *Table* 




FIGURE 3B. 843001 PC BOARD LAYOUT EXAMPLE

6. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.

TABLE 6. FOOTPRINT TABLE

Reference	Size
C1, C2	0402
C3	
C4, C5	
R2	

NOTE: Table 6, lists component sizes shown in this layout example.



#### Power Considerations

This section provides information on power dissipation and junction temperature for the 843001. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 843001 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC,MAX</sub> \* I<sub>EE,MAX</sub> = 3.465V \* 93mA = 322.2mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 322.2mW + 30mW = 352.2mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\rm JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  $85^{\circ}\text{C} + 0.352\text{W} * 90.5^{\circ}\text{C/W} = 116.9^{\circ}\text{C}$ . This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 7. Thermal Resistance $\theta_{JA}$ for 8-pin TSSOP, Forced Convection

# θ<sub>JA</sub> by Velocity (Meters per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cc}$ - 2V.

• For logic high, 
$$V_{OUT} = V_{OH MAX} = V_{CC MAX} - 0.9V$$

$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$ 

$$(V_{CCO MAX} - V_{OI MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{_{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}) = [(2V - (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_MAX}}}))/R_{_{L}}] * (V_{_{\text{CC\_MAX}}} - V_{_{\text{OH\_M$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



## **RELIABILITY INFORMATION**

Table 8.  $\theta_{_{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$ 

 $\theta_{\mbox{\tiny JA}}$  by Velocity (Meters per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 101.7°C/W
 90.5°C/W
 89.8°C/W

#### **TRANSISTOR COUNT**

The transistor count for 843001 is: 1702



#### PACKAGE OUTLINE - G SUFFIX 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millin	neters		
STWIBOL	Minimum	Maximum		
N	8			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



#### Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843001AGLF	001AL	8 Lead "Lead-Free" TSSOP	Tube	-30°C to 85°C
843001AGLFT	001AL	8 Lead "Lead-Free" TSSOP	2500 Tape & Reel	-30°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
Α		1	Corrected block diagram.	6/1/04
В	T3A	3	Power Supply DC Characteristics Table- added ICCA spec.	8/23/04
В	T10	14	Ordering Information Table - corrected count from 154 to 100 per tube.	10/13/04
В	T10	1 14	Added Lead-Free bullet in Features section. Ordering Information Table - added "Lead-Free" part.	12/14/04
В	T10	14	Ordering Information Table - corrected Part/Order Number & Marking from "AG" to "BG".	12/04/06
В	T10	14	Ordering Information Table - changed Part/Order Number & Marking back to "AG" from "BG".	12/06/06
В	T10	14	Ordering Information - removed leaded devices. Updated data sheet format.	11/16/15



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.