

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



General Purpose Peak EMI Reduction IC

Features

- Generates a 4x low EMI spread spectrum clock
- Input Frequency: 16.667MHz
- Output Frequency: 66.66MHz
- Tri-level frequency Deviation Selection:
- Down Spread, Center Spread and No Spread
- Low inherent Cycle-to-Cycle Jitter
- Supply Voltage: 3.3V±0.3V
- LVCMOS Input and output
- 6L-TSOT-23 (6L-TSOT-26) Package

Product Description

The PCS3P8103A is a versatile spread spectrum frequency modulator designed specifically to provide a 4x output of 66.66MHz from an input clock of 16.667MHz.

The PCS3P8103A reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. It allows significant system cost savings by reducing the

number of circuit board layers, ferrite beads, shielding, and other passive components that are traditionally required to pass EMI regulations.

The custom device can generate an EMI reduced clock from crystal, or system clock.


The PCS3P8103A has a 3 level logic control SS% for selecting Center Spread, Down Spread and No-Spread options. Refer to *Output Frequency Deviation table*.

The PCS3P8103A operates from a 3.3V±0.3V supply Voltage and is available in a 6L-TSOT-23 package.


Application

The PCS3P8103A is targeted towards EMI management in applications such as LCD Panels, MFPs, Digital copiers, Networking, PC peripheral devices, consumer electronics, and embedded controller systems.

Block Diagram



Pin Configuration



Pin Description

| Pin# | Pin Name | Type | Description |
|------|-------------|------|---|
| 1 | SS% | I | Tri-level logic input (1-M-0) used to select Down spread, No spread, and Center spread options. (Refer to <i>Output Frequency Deviation Selection Table</i>). Default=M. |
| 2 | VSS | P | Ground to entire chip. |
| 3 | XIN / CLKIN | I | Crystal connection or External Clock input. |
| 4 | XOUT | O | Crystal connection. If using an external reference, this pin must be left unconnected. |
| 5 | VDD | P | Power supply for the entire chip. |
| 6 | ModOUT | O | Spread Spectrum Clock Output. |


Output Frequency Deviation Selection Table

| CLKIN (MHz) | SS%=0 | SS%=1 | SS%=M |
|-------------|--------|-------|-----------|
| | Center | Down | No Spread |
| 16.667 | ±1.2% | -0.7% | 0 |

Tri-Level Logic

SS% digital input is designed to sense 3 different logic levels designated as High "1", Low "0" and Middle "M". No

external application resistors are needed to implement the 3-Level logic control as shown:



Operating Conditions

| Symbol | Parameter | Min | Max | Unit |
|-----------------|--|-----|-----|------|
| VDD | Voltage on any input pin with respect to VSS | 3.0 | 3.6 | V |
| T _A | Operating temperature | 0 | +70 | °C |
| C _L | Load Capacitance | | 15 | pF |
| C _{IN} | Input Capacitance | | 7 | pF |

Absolute Maximum Ratings

| Symbol | Parameter | Rating | Unit |
|----------------------|---|--------------|------|
| VDD, V _{IN} | Voltage on any pin with respect to Ground | -0.5 to +4.6 | V |
| T _{STG} | Storage temperature | -65 to +125 | °C |
| T _s | Max. Soldering Temperature (10 sec) | 260 | °C |
| T _J | Junction Temperature | 150 | °C |
| T _{DV} | Static Discharge Voltage (As per JEDEC STD 22- A114-B) | 2 | KV |

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

DC Electrical Characteristics

| Symbol | Parameter | | Min | Typ | Max | Unit |
|-----------------|---|------------------------|---------|-----|----------|------|
| VDD | Supply Voltage | | 3 | 3.3 | 3.6 | |
| V _{IL} | Input low voltage | Commercial temperature | 0 | | 0.15VDD | V |
| | | Industrial temperature | 0 | | 0.13 VDD | |
| V _{IM} | Input Middle Voltage | | 0.4VDD | | 0.60VDD | |
| V _{IH} | Input high voltage | | 0.85VDD | | VDD | V |
| V _{OL} | Output low voltage (ModOUT Output) | I _{OL} =4mA | | | 0.4 | V |
| V _{OH} | Output high voltage (ModOUT Output) | I _{OH} = -4mA | 2.4 | | | V |
| C _{IN} | Input Capacitance (XIN And XOUT) | | 6 | | 9 | pF |
| I _{DD} | Dynamic supply current (Unloaded Output) | Commercial temperature | | | 10 | mA |
| | | Industrial temperature | | | 12 | mA |
| I _{CC} | Static supply current (XIN / CLKIN pulled to VSS) | | | | 0.5 | mA |


Note. The voltage on any input or I/O pin cannot exceed the power pin during power up.

AC Electrical Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|-------------------|---|---------------------|-----------|-----------|------|
| f_{IN} | Input Clock frequency | | 16.667 | | MHz |
| f_{OUT} | ModOUT Clock | | 66.66 | | MHz |
| $t_{LH}^{1,2}$ | ModOUT Rise time (Measured from 20% to 80%) | | | 3 | nS |
| $t_{HL}^{1,2}$ | ModOUT Fall time (Measured from 80% to 20%) | | | 2.5 | nS |
| T_{DCIN} | Input Clock Duty Cycle(XIN/CLKIN) | 40 | | 60 | % |
| $T_{DCOUT}^{1,2}$ | Output Clock Duty Cycle (ModOUT) | 40 | | 60 | % |
| T_{JC}^2 | Cy - Cy Jitter, For ModOUT with Spread ON | | ± 200 | ± 350 | pS |
| T_{JP}^2 | Period Jitter, For ModOUT with Spread OFF | | ± 150 | | |
| t_{ON}^2 | PLL Lock Time (Stable power supply, valid input clock to valid Clock on ModOUT) | Commercial temp. | | 2 | mS |
| | | Industrial temp. | | 3 | |

Note: 1. Parameters are specified with 15pF loaded outputs.
 2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Application Schematic




Typical Crystal Specifications

| Fundamental AT cut parallel resonant crystal | |
|--|---------------------------|
| Nominal frequency | 16.667MHz |
| Frequency tolerance | ± 50ppm or better at 25°C |
| Operating temperature range | -25°C to +85°C |
| Storage temperature | -40°C to +85°C |
| Load capacitance | 18pF |
| Shunt capacitance | 7pF maximum |
| ESR | 25Ω |


Note: C_L is Load Capacitance and Rx is used to prevent oscillations at overtone frequency of the Fundamental frequency.

Typical Crystal Interface Circuit



$C_L = 2 * (C_P - C_S)$,
 Where C_P = Load capacitance of crystal.
 C_S = Stray capacitance due to C_{IN}, PCB, Trace, etc.

6L-TSOT-23 Package Information




| Symbol | Dimensions | | | |
|--------|------------|--------|-------------|-------|
| | Inches | | Millimeters | |
| | Min | Max | Min | Max |
| A | 0.0295 | 0.035 | 0.75 | 0.90 |
| A1 | 0.00 | 0.0039 | 0.00 | 0.10 |
| A2 | 0.0275 | 0.0314 | 0.70 | 0.80 |
| b | 0.0157 | 0.0197 | 0.40 | 0.50 |
| b1 | 0.0118 | 0.0157 | 0.30 | 0.40 |
| c | 0.0031 | 0.0078 | 0.08 | 0.20 |
| D | 0.1141 | | 2.90 REF | |
| E | 0.1023 | 0.1181 | 2.60 | 3.00 |
| E1 | 0.0590 | 0.0069 | 1.50 | 1.70 |
| e | 0.0374 | | 0.95 BSC | |
| e1 | 0.0748 | | 1.90 BSC | |
| L | 0.0118 | 0.0236 | 0.30 | 0.60 |
| L1 | 0.0236 REF | | 0.60 REF | |
| L2 | 0.0098 BSC | | 0.25 BSC | |
| R | 0.0039 | | 0.10 | |
| R1 | 0.0039 | 0.0098 | 0.10 | 0.25 |
| θ | 0° | 8° | 0° | 8° |
| y | | 0.0039 | | 0.10 |

PCS3P8103A

Ordering Code

| Part Number | Marking | Package Type | Temperature |
|------------------|---------|--|--------------|
| PCS3P8103AG-06JR | AZ1 | 6L-TSOT-23 (6L-TSOT-26), TAPE & REEL, Green | 0°C to +70°C |

A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free
USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free
USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855
Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website:
www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative