

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

Spread Spectrum Clock Generator

Product Description

The PCS3P25811/12/14 devices are versatile spread spectrum frequency modulators designed specifically for a wide range of input clock frequencies from 4 MHz to 32 MHz.

The PCS3P25811/12/14 reduce electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. It allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding, and other passive components that are traditionally required to pass EMI regulations.

The PCS3P25811/12/14 can generate an EMI reduced clock from crystal, ceramic resonator, or system clock.

The PCS3P25811/12/14 modulate the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation'.

The PCS3P25811/12/14 use the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all-digital method.

The PCS3P25811/12/14 have 2 pins S0 and S1 to control the selection of Center Spread, Down Spread and No–Spread functions. Additionally there is a 3 level logic contol FSEL, for selecting one of the three different frequency ranges within the operating frequency range. Refer *Input/Output Frequency Range Selection Table*.

The PCS3P25811/12/14 operate from a 2.8 V to 3.6 V supply and are available in 8 pin SOIC, and 8L 2 mm x 2 mm WDFN packages.

Applications

The PCS3P25811/12/14 are targeted towards EMI management in applications such as LCD Panels, MFPs, Digital copiers, Networking, PC peripheral devices, consumer electronics, and embedded controller systems.

Features

- Generates a 1x (PCS3P25811), 2x (PCS3P25812) and 4x(PCS3P25814) Low EMI Spread Spectrum Clock of the Input Frequency
- Provides up to 15 dB of EMI Suppression
- Input Frequency: 4 MHz 32 MHz
- Output Frequency: PCS3P25811: 4 MHz 32 MHz PCS3P25812: 8 MHz – 64 MHz PCS3P25814: 16 MHz – 128 MHz




ON Semiconductor®

www.onsemi.com

8 1 SOIC-8 NB CASE 751 WDFN8 2x2, 0.5P CASE 511AQ





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

- Selectable Spread Options: Down Spread and Center Spread
- Low Power Dissipation: 3.3 V: 20 mW (typ) @ 6 MHz
 3.3 V: 24 mW (typ) @ 12 MHz
 3.3 V: 30 mW (typ) @ 24 MHz
- Low Inherent Cycle-to-Cycle Jitter
- Supply Voltage: 2.8 V to 3.6 V
- LVCMOS Input and Output
- Functional and Pinout Compatible to Cypress CY25811, CY25812 and CY25814
- 8-pin SOIC, and 8L 2 mm x 2 mm WDFN (TDFN) Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Table 1. PIN DESCRIPTION

Pin #	Pin Name	Туре	Description
1	XIN / CLKIN	Input	Crystal connection or External Clock input.
2	VSS	Power	Ground to entire chip.
3	S1	Input	Digital 3 level logic input (1–M–0) used to select Center, Down and No spread options. (Refer to <i>Frequency Deviation Selection Table).</i> Default = M.
4	SO	Input	Digital 3 level logic input (1–M–0) used to select Center, Down and No spread options. (Refer to <i>Frequency Deviation Selection Table).</i> Default = M.
5	ModOUT	Output	Spread Spectrum Clock Output.
6	FSEL	Input	Frequency range select. Digital 3 level logic input (1–M–0) used to select Input Clock frequency range (Refer to <i>Input/Output Frequency Range Selection Table</i>). Default = M.
7	VDD	Power	Power supply for the entire chip (2.8 V to 3.6 V).
8	XOUT	Output	Crystal connection. If using an external reference, this pin must be left unconnected.

Table 2. OUTPUT FREQUENCY RANGE SELECTION

	PCS3P25811 (1x)		PCS3P25812 (2x)		PCS3P25814 (4x)		
FSEL (pin 6)	Input (MHz)	Output (MHz)	Input (MHz)	Output (MHz)	Input (MHz)	Output (MHz)	Modulation Rate
0	4 – 8	4 – 8	4 – 8	8 – 16	4 – 8	16 – 32	Input Frequency / 128
1	8 – 16	8 – 16	8 – 16	16 – 32	8 – 16	32 – 64	Input Frequency / 256
М	16 – 32	16 – 32	16 – 32	32 – 64	16 – 32	64 – 128	Input Frequency / 512

		S1 = 0 S0 = 0	S1 = 0 S0 = M	S1 = 0 S0 = 1	S1 = M S0 = 0	S1 = 1 S0 = 1	S1 = 1 S0 = 0	S1 = M S0 = 1	S1 = 1 S0 = M	S1 = M S0 = M
CLKIN (MHz)	FSEL	Center	Center	Center	Center	Down	Down	Down	Down	No Spread
4 – 5	0	±1.4	±1.2	±0.6	±0.5	-3	-2.2	-1.9	-0.7	0
5 – 6	0	±1.3	±1.1	±0.5	±0.4	-2.7	-1.9	-1.7	-0.6	0
6 – 7	0	±1.2	±0.9	±0.5	±0.4	-2.5	-1.8	-1.5	-0.6	0
7 – 8	0	±1.1	±0.9	±0.4	±0.3	-2.3	-1.7	-1.4	-0.5	0
8 – 10	1	±1.4	±1.2	±0.6	±0.5	-3	-2.2	-1.9	-0.7	0
10 – 12	1	±1.3	±1.1	±0.5	±0.4	-2.7	-1.9	-1.7	-0.6	0
12 – 14	1	±1.2	±0.9	±0.5	±0.4	-2.5	-1.8	-1.5	-0.6	0
14 – 16	1	±1.1	±0.9	±0.4	±0.3	-2.3	-1.7	-1.4	-0.5	0
16 – 20	М	±1.4	±1.2	±0.6	±0.5	-3	-2.2	-1.9	-0.7	0
20 – 24	М	±1.3	±1.1	±0.5	±0.4	-2.7	-1.9	-1.7	-0.6	0
24 – 28	М	±1.2	±0.9	±0.5	±0.4	-2.5	-1.8	-1.5	-0.6	0
28 – 32	М	±1.1	±0.9	±0.4	±0.3	-2.3	-1.7	-1.4	-0.5	0

Table 3. OUTPUT FREQUENCY DEVIATION SELECTION

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3 Level Digital Logic

S0, S1, and FSEL digital inputs are designed to sense 3 different logic levels designated as High "1", Low "0" and Middle "M". With this 3–Level digital input logic 9 different logic states can be detected.

S0, S1 and FSEL pins include an on chip 100 K (50 K / 50 K) resistor divider. No external application resistors are needed to implement the 3–Level logic levels as shown in table on the right:

Logic	Control Pins	
1	FSEL, S0, S1 to VDD	
М	FSEL, S0, S1 UNCONNECTED	
0	FSEL, S0, S1 to VSS] ↓vss

Table 4. OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{DD} , V _{IN}	Voltage on any pin with respect to VSS	2.8	3.6	V
T _A	Operating temperature	0	+70	°C
CL	Load Capacitance		15	pF
C _{IN}	Input Capacitance		7	pF

Table 5. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
V _{DD} , V _{IN}	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD 22– A114–B)	2	KV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Symbol		Parameter	Min	Тур	Max	Units		
VDD	Supply Voltage			2.8	3.3	3.6	V	
V _{IL}	Input low voltage	Commercial Ter	mperature	0		0.15 V _{DD}	V	
	(S0, S1, FSEL Inputs)	Industrial Temp	erature	0		0.13 V _{DD}	-	
V _{IM}	Input middle voltage (S0,	S1, FSEL Inputs)		0.4 VDD		0.60 V _{DD}	V	
V _{IH}	Input high voltage (S0, S1	, FSEL Inputs)		0.85 VDD		V _{DD}	V	
V _{OL} Output low voltage	I _{OL} = 4 mA				0.4	V		
	(ModOUT Output)	I _{OL} = 10 mA				1.2		
V _{OH} Output high voltage (ModOUT Output)		$I_{OH} = -4 \text{ mA}$		2.4			V	
	(ModOUT Output)	I _{OH} = -6 mA	2					
C _{IN}	Input Capacitance (XIN a	nd XOUT)		6		9	pF	
I _{DD}	Dynamic supply current	Commercial	XIN / CLKIN = 12 MHz			8	mA	
	(Unloaded Output)	Temperature	XIN / CLKIN = 24 MHz			10		
			XIN / CLKIN = 32 MHz			13		
		Industrial	XIN / CLKIN = 12 MHz			10	mA	
	Iemperature	Temperature	XIN / CLKIN = 24 MHz		12			
			XIN / CLKIN = 32 MHz			15	1	
I _{CC}	Static supply current (XIN	/ CLKIN pulled to	VSS)			0.5	mA	

Table 6. DC ELECTRICAL CHARACTERISTICS

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Table 7. AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter			Тур	Max	Units
f _{IN}	Input Clock frequency for PCS3	P25811/12/14	4		32	MHz
fout	ModOUT Clock frequency for P	CS3P25811	4		32	MHz
	ModOUT Clock frequency for P	8		64		
	ModOUT Clock frequency for P	16		128		
t _{LH}	ModOUT Rise time (Measured from 20% to 80%)	PCS3P25811/12/14	2		5	nS
(Notes 1, 2)		PCS3P25814 when FSEL = M	1		2.2	
t _{HL}	ModOUT Fall time	PCS3P25811/12/14	2		4.4	nS
(Notes 1, 2)	(Measured from 80% to 20%)	PCS3P25814 when FSEL = M	1		2.2	
T _{DCIN}	Input Clock Duty Cycle (XIN / CLKIN)		40		60	%
T _{DCOUT} (Notes 1, 2)	Output Clock Duty Cycle (ModOUT)		40		60	%

Parameters are specified with 15 pF loaded outputs.
 Parameter is guaranteed by design and characterization. Not 100% tested in production.

Table 7. AC ELECTRICAL CHARACTERISTICS

Symbol	Pa	rameter		Min	Тур	Max	Units
TJC	Cy–Cy Jitter,					600	pS
(Note 2)	for ModOUT with Spread ON		8 MHz			450	
	(for Commercial temperature)	PCS3P25812	16 MHz			400	
			32 MHz			380	
		PCS3P25814	64 MHz			380	
			128 MHz			380	
	Cy–Cy Jitter,	PCS3P25811	CLKIN = 6 MHz			500	pS
	for ModOUT with Spread ON	PCS3P25812 PCS3P25814	CLKIN = 12 MHz			400	
	(for Industrial temperature)		CLKIN = 24 MHz			380	
t _{ON} (Note 2)	PLL Lock Time (Stable power supply, valid	Commercial Temperature Industrial Temperature				2	mS
	input clock to valid Clock on ModOUT)					3	

1. Parameters are specified with 15 pF loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Application Schematic





Figure 2. Application Schematic

Table 8. TYPICAL CRYSTAL SPECIFICATIONS

Fundamental AT Cut Parallel Resonant Crystal						
Nominal frequency	12 MHz					
Frequency tolerance	±30 ppm or better at 25°C					
Operating temperature range	-25°C to +85°C					
Storage temperature	-40°C to +85°C					
Load capacitance	18 pF					
Shunt capacitance	7 pF maximum					
ESR	25 Ω					


NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.



 $\begin{array}{l} C_X = 2^*(C_P-C_S), \\ \text{Where } C_P = \text{Load capacitance of crystal.} \\ C_S = \text{Stray capacitance due to } C_{\text{IN}}, \text{PCB}, \text{Trace, etc.} \end{array}$

Figure 3. Typical Crystal Interface Circuit

PACKAGE DIMENSIONS





*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 751–01 THRU 751–06 ARE OBSOLETE. NEW
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INCHES					
DIM	MIN	MAX	MIN	MAX				
Α	4.80	5.00	0.189	0.197				
в	3.80	4.00	0.150	0.157				
С	1.35	1.75	0.053	0.069				
D	0.33	0.51	0.013	0.020				
G	1.27	7 BSC	0.050 BSC					
н	0.10	0.25	0.004	0.010				
J	0.19	0.25	0.007	0.010				
Κ	0.40	1.27	0.016	0.050				
Μ	0 °	8 °	0 °	8 °				
Ν	0.25	0.50	0.010	0.020				
S	5.80	6.20	0.228	0.244				

PACKAGE DIMENSIONS





BOTTOM VIEW

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Table 9. ORDERING INFORMATION

Part Number Markin		Package Type	Temperature	
PCS3P25811AG08SR	CGL	8-pin SOIC - Tape & Reel, Green	0°C to +70°C	
P3P25812AG-08SR	CIL	8-pin SOIC - Tape & Reel, Green	0°C to +70°C	
P3P25814AG-08SR	CKL	8-pin SOIC - Tape & Reel, Green	0°C to +70°C	
P3P25811AG-08CR	CG	8L–WDFN (2 mm x 2 mm) – Tape & Reel, Green	0°C to +70°C	
P3P25812AG-08CR	CI	8L–WDFN (2 mm x 2 mm) – Tape & Reel, Green	0°C to +70°C	
P3P25814AG-08CR	СК	8L–WDFN (2 mm x 2 mm) – Tape & Reel, Green	0°C to +70°C	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product out of unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, or indirectly cond or unauthorized to support or subality or indirectly any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC is an eggligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative