# 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**


- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



## 5.0 or 3.3 V TIMEKEEPER® supervisor

### **Features**

- Converts low power SRAM into NVRAMs
- Year 2000 compliant
- Battery low flag
- Integrated real time clock, power-fail control circuit, battery and crystal
- Watchdog timer
- Choice of write protect voltages (V<sub>PFD</sub> = power-fail deselect voltage):
  - M48T201Y:  $V_{CC}$  = 4.5 to 5.5 V 4.1V  $\leq$   $V_{PFD}$   $\leq$  4.5 V
  - M48T201V:  $V_{CC}$  = 3.0 to 3.6 V 2.7 V  $\leq$  V<sub>PFD</sub>  $\leq$  3.0 V
- Microprocessor power-on reset (valid even during battery backup mode)
- Programmable alarm output active in the battery backed-up mode
- Packaging includes a 44-lead SOIC and SNAPHAT® top (to be ordered separately)
- SOIC package provides direct connection for a SNAPHAT<sup>®</sup> top which contains the battery and crystal
- RoHS compliant
  - Lead-free second level interconnect



## **Contents**

1	Desc	eription
2	Oper	ration 10
	2.1	Address decoding
	2.2	Read mode
	2.3	Write mode
	2.4	Data retention mode
3	Cloc	k operation
	3.1	TIMEKEEPER <sup>®</sup> registers
	3.2	Reading the clock
	3.3	Setting the clock
	3.4	Stopping and starting the oscillator
	3.5	Setting the alarm clock
	3.6	Watchdog timer 20
	3.7	Square wave output
	3.8	Power-on reset
	3.9	Reset inputs (RSTIN1 & RSTIN2)
	3.10	Calibrating the clock
	3.11	Battery low warning
	3.12	Initial power-on defaults
	3.13	V <sub>CC</sub> noise and negative going transients
4	Maxi	mum ratings
5	DC a	nd AC parameters
6	Pack	age mechanical data
7	Part	numbering
8	Envi	ronmental information

M48T201Y, M48T201V Co			
9	Revision history		. 36

**47/** 

## List of tables

Table 1.	Signal names	7
Table 2.	Operating modes	
Table 3.	Read mode AC characteristics	13
Table 4.	Write mode AC characteristics	15
Table 5.	TIMEKEEPER® register map	18
Table 6.	Alarm repeat modes	
Table 7.	Square wave output frequency	21
Table 8.	Reset AC characteristics	22
Table 9.	Default values	25
Table 10.	Absolute maximum ratings	27
Table 11.	DC and AC measurement conditions	28
Table 12.	Capacitance	28
Table 13.	DC characteristics	29
Table 14.	Power down/up mode AC characteristic	
Table 15.	SOH44 – 44-lead plastic small outline, SNAPHAT <sup>®</sup> , pack. mech. data	31
Table 16.	SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, pack. mech. data	
Table 17.	SH – 4-pin SNAPHAT® housing for 120 mAh battery & crystal, pack. mech. data	33
Table 18.	Ordering information scheme	
Table 19.	SNAPHAT® battery table	34
Table 20	Document revision history	36

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	SOIC connections	
Figure 3.	Hardware hookup	
Figure 4.	G <sub>CON</sub> timing when switching between RTC and external SRAM	11
Figure 5.	Read cycle timing: RTC and external RAM control signals	12
Figure 6.	Write cycle timing: RTC and external RAM control signals	14
Figure 7.	Alarm interrupt reset waveforms	19
Figure 8.	Backup mode alarm waveforms	20
Figure 9.	RSTIN1 and RSTIN2 timing waveforms	22
Figure 10.	Crystal accuracy across temperature	24
Figure 11.	Calibration waveform	24
Figure 12.	Supply voltage protection	26
Figure 13.	AC testing load circuit	28
Figure 14.	Power down/up mode AC waveforms	30
Figure 15.	SOH44 – 44-lead plastic small outline, SNAPHAT®, package outline	31
Figure 16.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 48 mAh battery & crystal, package outline	32
Figure 17.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 120 mAh battery & crystal, pack. outline	33
Figure 18.	Recycling symbols	35

577

## 1 Description

The M48T201Y/V are self-contained devices that include a real time clock (RTC), programmable alarms, a watchdog timer, and a square wave output which provides control of up to 512 K x 8 of external low-power static RAM. Access to all RTC functions and the external RAM is the same as conventional bytewide SRAM. The 16 TIMEKEEPER® registers offer year, month, date, day, hour, minute, second, calibration, alarm, century, watchdog, and square wave output data. Externally attached static RAMs are controlled by the M48T201Y/V via the  $\overline{G}_{\text{CON}}$  and  $\overline{E}_{\text{CON}}$  signals.

The 44-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT® housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process.

Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery packages are shipped separately in plastic anti-static tubes or in tape & reel form. For the 44-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4Txx-BR12SH" (see *Table 19 on page 34*).

Caution:

Do not place the SNAPHAT battery/crystal top in conductive foam as this will drain the lithium button-cell battery.




Figure 1. Logic diagram

M48T201Y, M48T201V Description

Table 1. Signal names

A0-A18	Address inputs
DQ0-DQ7	Data inputs / outputs
RSTIN1	Reset 1 input
RSTIN2	Reset 2 Input
RST	Reset output (open drain)
WDI	Watchdog input
Ē	Chip enable input
G	Output enable Input
W	WRITE enable input
E <sub>CON</sub>	RAM chip enable output
G <sub>CON</sub>	RAM enable output
ĪRQ/FT	Interrupt / frequency test output (open drain)
SQW	Square wave output
V <sub>OUT</sub>	Supply voltage output
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground
NC	Not connected internally

Description M48T201Y, M48T201V

Figure 2. SOIC connections





Figure 3. Hardware hookup



1. If the second chip enable pin (E2) is unused, it should be tied to  $V_{\mbox{\scriptsize OUT}}.$ 

577

## 2 Operation

Automatic backup and write protection for an external SRAM is provided through  $V_{OUT}$ ,  $\overline{E}_{CON}$ , and  $\overline{G}_{CON}$  pins. (Users are urged to insure that voltage specifications, for both the supervisor chip and external SRAM chosen, are similar.) The SNAPHAT® containing the lithium energy source is used to retain the RTC and RAM data in the absence of  $V_{CC}$  power through the  $V_{OUT}$  pin. The chip enable output to RAM ( $\overline{E}_{CON}$ ) and the output enable output to RAM ( $\overline{G}_{CON}$ ) are controlled during power transients to prevent data corruption. The date is automatically adjusted for months with less than 31 days and corrects for leap years (valid until 2100). The internal watchdog timer provides programmable alarm windows.

The nine clock bytes (7FFFFh-7FFF9h and 7FFF1h) are not the actual clock counters, they are memory locations consisting of BiPORT™ READ/WRITE memory cells within the static RAM array. Clock circuitry updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. Byte 7FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

Byte 7FF7h contains the watchdog timer setting. The watchdog timer can generate either a reset or an interrupt, depending on the state of the watchdog steering bit (WDS). Bytes 7FF6h-7FF2h include bits that, when programmed, provide for clock alarm functionality. Alarms are activated when the register content matches the month, date, hours, minutes, and seconds of the clock registers. Byte 7FF1h contains century information. Byte 7FF0h contains additional flag information pertaining to the watchdog timer, the alarm condition, the battery status and square wave output operation. 4 bits are included within this register (RS0-RS3) that are used to program the square wave output frequency (see *Table 7 on page 21*). The M48T201Y/V also has its own power-fail detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the TIMEKEEPER® register data and external SRAM, providing data security in the midst of unpredictable system operation. As  $V_{CC}$  falls below the battery backup switchover voltage ( $V_{SO}$ ), the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

## 2.1 Address decoding

The M48T201Y/V accommodates 19 address lines (A0-A18) which allow direct connection of up to 512 K bytes of static RAM. Regardless of SRAM density used, timekeeping, watchdog, alarm, century, flag, and control registers are located in the upper RAM locations. All TIMEKEEPER registers reside in the upper RAM locations without conflict by inhibiting the  $\overline{G}_{CON}$  (output enable RAM) signal during clock access. The RAM's physical locations are transparent to the user and the memory map looks continuous from the first clock address to the upper most attached RAM addresses.

Mode	V <sub>cc</sub>	E	G	W	DQ7- DQ0	Power
Deselect	4.5 V to 5.5 V or	$V_{IH}$	Х	Х	High-Z	Standby
WRITE		V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	3.0 V to 3.6 V	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		$V_{IL}$	V <sub>IH</sub>	$V_{IH}$	High-Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High-Z	CMOS standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	Х	Х	High-Z	Battery backup

Table 2. **Operating modes** 

 $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO}$  = battery backup switchover voltage Note:

#### 2.2 Read mode

The M48T201Y/V executes a READ cycle whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The unique address specified by the address inputs (A0-A18) defines which one of the on-chip TIMEKEEPER® registers or external SRAM locations is to be accessed. When the address presented to the M48T201Y/V is in the range of 7FFFFh-7FFF0h, one of the on-board TIMEKEEPER registers is accessed and valid data will be available to the eight data output drivers within  $t_{\mbox{\scriptsize AVQV}}$  after the address input signal is stable, providing that the E and G access times are also satisfied. If they are not, then data access must be measured from the latter occurring signal ( $\overline{E}$  or  $\overline{G}$ ) and the limiting parameter is either  $t_{FIOV}$ for  $\overline{E}$  or  $t_{GLQV}$  for  $\overline{G}$  rather than the address access time. When one of the on-chip TIMEKEEPER registers is selected for READ, the  $\overline{G}_{CON}$  signal will remain inactive throughout the READ cycle.

When the address value presented to the M48T201Y/V is outside the range of TIMEKEEPER registers, an external SRAM location will be selected. In this case the  $\overline{G}$ signal will be passed to the  $\overline{G}_{CON}$  pin, with the specified delay times of  $t_{AOEL}$  or  $t_{OERL}$ .




Figure 4. G<sub>CON</sub> timing when switching between RTC and external SRAM

<sup>1.</sup> See Table 14 on page 30 for details.

Operation M48T201Y, M48T201V




Figure 5. Read cycle timing: RTC and external RAM control signals

M48T201Y, M48T201V Operation

		M487	Г201Ү	M487	Γ201V	
Symbol	Parameter <sup>(1)</sup>	_	70	-85		Unit
		Min	Max	Min	Max	
t <sub>AVAV</sub>	READ cycle time	70		85		ns
t <sub>AVQV</sub>	Address valid to output valid		70		85	ns
t <sub>ELQV</sub>	Chip enable low to output valid		70		85	ns
t <sub>GLQV</sub>	Output enable low to output valid		25		35	ns
t <sub>ELQX</sub> (2)	Chip enable low to output transition	5		5		ns
t <sub>GLQX</sub> (2)	Output enable low to output transition	0		0		ns
t <sub>EHQZ</sub> (2)	Chip enable high to output Hi-Z		20		25	ns
t <sub>GHQZ</sub> (2)	Output enable high to output Hi-Z		20		25	ns
t <sub>AXQX</sub>	Address transition to output transition	5		5		ns
t <sub>AOEL</sub>	External SRAM address to $\overline{G}_{CON}$ low		20		30	ns
t <sub>AOEH</sub>	Supervisor SRAM address to $\overline{G}_{CON}$ high		20		30	ns
t <sub>EPD</sub>	E to E <sub>CON</sub> low or high		10		15	ns
t <sub>OERL</sub>	G low to G <sub>CON</sub> low		15		20	ns
t <sub>RO</sub>	G high to G <sub>CON</sub> high		10		15	ns

Table 3. Read mode AC characteristics

#### 2.3 Write mode

The M48T201Y/V is in the WRITE mode whenever  $\overline{W}$  (WRITE enable) and  $\overline{E}$  (chip enable) are low state after the address inputs are stable. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from chip enable or  $t_{WHAX}$  from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$  a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

When the address value presented to the M48T201Y/V during the WRITE is in the range of 7FFFFh-7FFF0h, one of the on-board TIMEKEEPER® registers will be selected and data will be written into the device. When the address value presented to M48T201Y/V is outside the range of TIMEKEEPER registers, an external SRAM location is selected.

57

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.5$  to 5.5 V or 3.0 to 3.6 V (except where noted).

<sup>2.</sup>  $C_L = 5 pF$ .




Figure 6. Write cycle timing: RTC and external RAM control signals

		M48T	201Y	M48T	Unit	
Symbol	Parameter <sup>(1)</sup>	-7	70	-85		
		Min	Max	Min	Max	
t <sub>AVAV</sub>	WRITE cycle time	70		85		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		0		ns
t <sub>AVEL</sub>	Address valid to chip enable low	0		0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	45		55		ns
t <sub>ELEH</sub>	Chip enable low to chip enable high	50		60		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	0		0		ns
t <sub>EHAX</sub>	Chip enable high to address transition	0		0		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	25		30		ns
t <sub>DVEH</sub>	Input valid to chip enable high	25		30		ns
t <sub>WHDX</sub>	WRITE enable high to input transition	0		0		ns
t <sub>EHDX</sub>	Chip enable high to input transition	0		0		ns
t <sub>WLQZ</sub> <sup>(2)(3)</sup>	WRITE enable low to output High-Z		20		25	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	55		65		ns
t <sub>AVEH</sub>	Address valid to chip enable high	55		65		ns
t <sub>WHQX</sub> <sup>(2)(3)</sup>	WRITE enable high to output transition	5		5		ns

Table 4. Write mode AC characteristics

#### 2.4 Data retention mode

With valid  $V_{CC}$  applied, the M48T201Y/V can be accessed as described above with READ or WRITE cycles. Should the supply voltage decay, the M48T201Y/V will automatically deselect, write protecting itself (and any external SRAM) when V<sub>CC</sub> falls between V<sub>PFD</sub> (max) and V<sub>PFD</sub> (min). This is accomplished by internally inhibiting access to the clock registers via the E signal. At this time, the reset pin (RST) is driven active and will remain active until V<sub>CC</sub> returns to nominal levels. External RAM access is inhibited in a similar manner by forcing  $\overline{E}_{CON}$  to a high level. This level is within 0.2 V of the  $V_{BAT}$ .  $\overline{E}_{CON}$  will remain at this level as long as V<sub>CC</sub> remains at an out-of-tolerance condition. When V<sub>CC</sub> falls below the level of the battery ( $V_{BAT}$ ), power input is switched from the  $V_{CC}$  pin to the SNAPHAT® battery and the clock registers are maintained from the attached battery supply. External RAM is also powered by the SNAPHAT battery. All outputs except  $\overline{G}_{CON}$ ,  $\overline{E}_{CON}$ , RST, IRQ/FT and V<sub>OUT</sub>, become high impedance. The V<sub>OUT</sub> pin is capable of supplying  $100\,\mu\text{A}$  of current to the attached memory with less than  $0.3\,V$  drop under this condition. On power up, when V<sub>CC</sub> returns to a nominal value, write protection continues for 200 ms (max) by inhibiting  $\overline{E}_{CON}$ . The  $\overline{RST}$  signal also remains active during this time (see *Figure 14 on* page 30).

5/

Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5 V or 3.0 to 3.6 V (except where noted).

<sup>2.</sup>  $C_1 = 5 pF$ 

<sup>3.</sup> If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

Note:

Most low power SRAMs on the market today can be used with the M48T201Y/V TIMEKEEPER® SUPERVISOR. There are, however some criteria which should be used in making the final choice of an SRAM to use.

The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M48T201Y/V and SRAMs to be "Don't care" once  $V_{CC}$  falls below  $V_{PFD}$  (min). The SRAM should also guarantee data retention down to  $V_{CC} = 2.0$  V. The chip enable access time must be sufficient to meet the system needs with the chip enable (and output enable) output propagation delays included.

## 3 Clock operation

## 3.1 TIMEKEEPER® registers

The M48T201Y/V offers 16 internal registers which contain TIMEKEEPER<sup>®</sup>, alarm, watchdog, flag, and control data (see *Table 5 on page 18*). These registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as BiPORT™ TIMEKEEPER cells). The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. TIMEKEEPER and alarm registers store data in BCD. control, watchdog and flags (bits D0 to D3) registers store data in binary format.

### 3.2 Reading the clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. The BiPORT TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the control register (7FFF8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs approximately 1 second after the READ bit is reset to a '0.'

## 3.3 Setting the clock

Bit D7 of the control register (7FFF8h) is the WRITE bit. Setting the WRITE bit to a '1,' like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24-hour BCD format (see *Table 5 on page 18*).

Resetting the WRITE bit to a '0' then transfers the values of all time registers (7FFFh-7FFF9h, 7FFF1h) to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur approximately one second later.

Note: Upon power-up following a power failure, both the WRITE bit and the READ bit will be reset to '0.'

## 3.4 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is located at bit D7 within the seconds register (7FFF9h). Setting it to a '1' stops the oscillator. When reset to a '0,' the M48T201Y/V oscillator starts within one second.

577

Clock operation M48T201Y, M48T201V

Note:

It is not necessary to set the WRITE bit when setting or resetting the FREQUENCY TEST bit (FT) or the STOP bit (ST).

Table 5. TIMEKEEPER® register map

Address	Data							Function/range		
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD f	ormat
7FFFFh		10 y	ears			Yea	ar		Year	00-99
7FFFEh	0	0	0	10 M		Mor	nth		Month	01-12
7FFFDh	0	0	10	date	D	ate: Day	of mont	h	Date	01-31
7FFFCh	0	FT	0	0	0		Day		Day	01-07
7FFFBh	0	0	10	hours	Ног	urs (24-h	our form	nat)	Hours	00-23
7FFFAh	0	10 minutes			Minu	ites		Minutes	00-59	
7FFF9h	ST	1	0 secon	ds		Seco	nds		Seconds	00-59
7FFF8h	W	R	S		Ca	alibration			Control	
7FFF7h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
7FFF6h	AFE	SQWE	ABE	Al.10M		Alarm ı	month	•	Al. month	01-12
7FFF5h	RPT4	RPT5	Al. 1	0 date		Alarm	date		Al. date	01-31
7FFF4h	RPT3	0	Al. 10	) hours		Alarm	hours		Al. hours	00-23
7FFF3h	RPT2	Alar	m 10 mii	nutes		Alarm n	ninutes		Al. minutes	00-59
7FFF2h	RPT1	Alarr	n 10 sec	conds	Alarm seconds			Al. seconds	00-59	
7FFF1h		1000	years		100 years			Century	00-99	
7FFF0h	WDF	AF	0	BL	RS3	RS2	RS1	RS0	Flags	

#### Keys:

S = Sign bit

FT = Frequency test bit

R = READ bit

W = WRITE bit

ST = Stop bit

0 = Must be set to '0'

WDS = Watchdog steering bit

AF = Alarm flag

BL = Battery low flag

SQWE = Square wave enable bit

BMB0-BMB4 = Watchdog multiplier bits

RB0-RB1 = Watchdog resolution bits

AFE = Alarm flag enable flag

ABE = Alarm in battery backup mode enable bit

RPT1-RPT5 = Alarm repeat mode bits

WDF = Watchdog flag

RS0-RS3 = SQW frequency

### 3.5 Setting the alarm clock

Registers 7FFF6h-7FF2h contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, day of month, hour, minute, or second or repeat every month, day of month, hour, minute, or second.

It can also be programmed to go off while the M48T201Y/V is in the battery backup to serve as a system wake-up call.

Bits RPT5-RPT1 put the alarm in the repeat mode of operation. *Table 6* shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

Note: User must transition address (or toggle chip enable) to see flag bit change.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT5-RPT1, the AF (alarm flag) is set. If AFE (alarm flag enable) is also set, the alarm condition activates the  $\overline{\text{IRQ}}/\text{FT}$  pin. To disable alarm, write '0' to the alarm-date register and RPT1-5. The  $\overline{\text{IRQ}}/\text{FT}$  output is cleared by a READ to the flags register as shown in *Figure 7*. A subsequent READ of the flags register is necessary to see that the value of the alarm flag has been reset to '0.'

The IRQ/FT pin can also be activated in the battery backup mode. The IRQ/FT will go low if an alarm occurs and both ABE (alarm in battery backup mode enable) and AFE are set. The ABE and AFE bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the flag register at system boot-up to determine if an alarm was generated while the M48T201Y/V was in the deselect mode during power-up. Figure 8 on page 20 illustrates the backup mode alarm timing.




Figure 7. Alarm interrupt reset waveforms

Table 6. Alarm repeat modes

RPT5	RPT4	RPT3	RPT2	RPT1	Alarm setting
1	1	1	1	1	Once per second
1	1	1	1	0	Once per minute
1	1	1	0	0	Once per hour
1	1	0	0	0	Once per day
1	0	0	0	0	Once per month
0	0	0	0	0	Once per year

577




Figure 8. Backup mode alarm waveforms

### 3.6 Watchdog timer

The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of timeout into the Watchdog Register, address 7FFF7h. Bits BMB4-BMB0 store a binary multiplier and the two lower order bits RB1-RB0 select the resolution, where 00 = 1/16 second, 01 = 1/4 second, 10 = 1 second, and 11 = 4 seconds. The amount of timeout is then determined to be the multiplication of the five-bit multiplier value with the resolution. (For example: writing 00001110 in the watchdog register = 3\*1 or 3 seconds).

Note: Accuracy of timer is within  $\pm$  the selected resolution.

If the processor does not reset the timer within the specified period, the M48T201Y/V sets the WDF (watchdog flag) and generates a watchdog interrupt or a microprocessor reset. WDF is reset by reading the flag register (address 7FFF0h).

The most significant bit of the watchdog register is the watchdog steering bit (WDS). When set to a '0', the watchdog will activate the  $\overline{IRQ}/FT$  pin when timed-out. When WDS is set to a '1,' the watchdog will output a negative pulse on the  $\overline{RST}$  pin for  $t_{REC}$ . The watchdog register and the AFE, SQWE, ABE, and FT bits will reset to a '0' at the end of a watchdog timeout when the WDS bit is set to a '1.'

The watchdog timer can be reset by two methods:

- a transition (high-to-low or low-to-high) can be applied to the watchdog input pin (WDI) or
- 2. the microprocessor can perform a WRITE of the watchdog register.

The timeout period then starts over. The WDI pin should be tied to  $V_{SS}$  if not used. The watchdog will be reset on each transition (edge) seen by the WDI pin.

In order to perform a software reset of the watchdog timer, the original timeout period can be written into the watchdog register, effectively restarting the countdown cycle.

Should the watchdog timer time out, and the WDS bit is programmed to output an interrupt, a value of 00h needs to be written to the watchdog register in order to clear the IRQ/FT pin. This will also disable the watchdog function until it is again programmed correctly. A READ of the flags register will reset the watchdog flag (bit D7; register 7FFF0h).

The watchdog function is automatically disabled upon power-down and the watchdog register is cleared. If the watchdog function is set to output to the IRQ/FT pin and the frequency test function is activated, the watchdog or alarm function prevails and the frequency test function is denied.

Note: The user must transition the address (or toggle chip enable) to see the flag bit change.

### 3.7 Square wave output

The M48T201Y/V offers the user a programmable square wave function which is output on the SQW pin. RS3-RS0 bits located in 7FFF0h establish the square wave output frequency. These frequencies are listed in *Table 7*. Once the selection of the SQW frequency has been completed, the SQW pin can be turned on and off under software control with the square wave enable bit (SQWE) located in register 7FFF6h.

Table 7. Square wave output frequency

	Square v		Square wave			
RS3	RS2	RS1	RS0	Frequency	Units	
0	0	0	0	Hi-Z	-	
0	0	0	1	32.768	kHz	
0	0	1	0	8.192	kHz	
0	0	1	1	4.096	kHz	
0	1	0	0	2.048	kHz	
0	1	0	1	1.024	kHz	
0	1	1	0	512	Hz	
0	1	1	1	256	Hz	
1	0	0	0	128	Hz	
1	0	0	1	64	Hz	
1	0	1	0	32	Hz	
1	0	1	1	16	Hz	
1	1	0	0	8	Hz	
1	1	0	1	4	Hz	
1	1	1	0	2	Hz	
1	1	1	1	1	Hz	

577

### 3.8 Power-on reset

The M48T201Y/V continuously monitors  $V_{CC}$ . When  $V_{CC}$  falls to the power fail detect trip point, the  $\overline{RST}$  pulls low (open drain) and remains low on power-up for  $t_{REC}$  after  $V_{CC}$  passes  $V_{PFD}$  (max). The  $\overline{RST}$  pin is an open drain output and an appropriate pull-up resistor to  $V_{CC}$  should be chosen to control rise time.

## 3.9 Reset inputs (RSTIN1 & RSTIN2)

The M48T201Y/V provides two independent inputs which can generate an output reset. The duration and function of these resets is identical to a reset generated by a power cycle. Figure 9 and Table 8 illustrate the AC reset characteristics of this function. Pulses shorter than  $t_{R1}$  and  $t_{R2}$  will not generate a reset condition.  $\overline{RSTIN1}$  and  $\overline{RSTIN2}$  are each internally pulled up to  $V_{CC}$  through a 100 K $\Omega$  resistor.




Figure 9. RSTIN1 and RSTIN2 timing waveforms

Table 8. Reset AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>R1</sub>	RSTIN1 low to RST low	50	200	ns
t <sub>R2</sub>	RSTIN2 low to RST low	20	100	ms
t <sub>R1HRZ</sub> (2)	RSTIN1 high to RST Hi-Z	40	200	ms
t <sub>R2HRZ</sub> (2)	RSTIN2 high to RST Hi-Z	40	200	ms

Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5 V or 3.0 to 3.6 V (except where noted).

## 3.10 Calibrating the clock

The M48T201Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are factory calibrated at 25°C and tested for accuracy. Clock accuracy will not exceed  $\pm 35$  ppm (parts per million) oscillator frequency error at 25°C, which equates to about  $\pm 1.53$  minutes per month. When the calibration circuit is properly employed, accuracy improves to better than  $\pm 1.42$  ppm at 25°C.

<sup>2.</sup> C<sub>L</sub> = 5 pF (see *Figure 13 on page 28*).

The oscillation rate of crystals changes with temperature (see *Figure 10 on page 24*). The M48T201Y/V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 11 on page 24*.

The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration bits occupy the five lower order bits (D4-D0) in the control register 7FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a sign bit; '1' indicates positive calibration, '0' indicates negative calibration (see *Figure 11 on page 24*). Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T201Y/V may require. The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time. Calibration values, including the number of seconds lost or gained in a given period, can be found in the STMicroelectronics application note AN934, "TIMEKEEPER® calibration." This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of the IRQ/FT pin. The pin will toggle at 512 Hz, when the stop bit (ST, D7 of 7FFF9h) is '0,' the frequency test bit (FT, D6 of 7FFFCh) is '1,' the alarm flag enable bit (AFE, D7 of 7FFF6h) is '0,' and the watchdog steering bit (WDS, D7 of 7FFF7h) is '1' or the watchdog register (7FFF7h=0) is reset.

Note: A 4-second settling time must be allowed before reading the 512 Hz output.

Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124 Hz would indicate a +20 ppm oscillator frequency error, requiring a –10 (WR001010) to be loaded into the calibration byte for correction. Note that setting or changing the calibration byte does not affect the frequency test output frequency.

The  $\overline{IRQ}/FT$  pin is an open drain output which requires a pull-up resistor to  $V_{CC}$  for proper operation. A 500-10 k $\Omega$  resistor is recommended in order to control the rise time. The FT bit is cleared on power-down.





Figure 10. Crystal accuracy across temperature

Figure 11. Calibration waveform



## 3.11 Battery low warning

The M48T201Y/V automatically performs battery voltage monitoring upon power-up and at factory-programmed time intervals of approximately 24 hours. The battery low (BL) bit, bit D4 of flags register 7FFF0h, will be asserted if the battery voltage is found to be less than approximately 2.5 V. The BL bit will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below approximately 2.5 V and may not be able to maintain data integrity in the SRAM. Data should be considered suspect and verified as correct. A fresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal  $V_{CC}$  is supplied. In order to insure data integrity during subsequent periods of battery backup mode, the battery should be replaced. The SNAPHAT® top may be replaced while  $V_{CC}$  is applied to the device.

Note:

This will cause the clock to lose time during the interval the battery/crystal is removed.

The M48T201Y/V only monitors the battery when a nominal  $V_{CC}$  is applied to the device. Thus applications which require extensive durations in the battery backup mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

## 3.12 Initial power-on defaults

Upon application of power to the device, the following register bits are set to a '0' state: WDS; BMB0-BMB4; RB0-RB1; AFE; ABE; SQWE; W; R; FT (see *Table 9*).

Table 9. Default values

Condition	W	R	FT	AFE	ABE	SQWE	Watchdog register <sup>(1)</sup>
Initial power-up (Battery attach for SNAPHAT) <sup>(2)</sup>	0	0	0	0	0	0	0
RESET <sup>(3)</sup>	0	0	0	0	0	0	0
Power-down <sup>(4)</sup>	0	0	0	1	1	1	0

- 1. WDS, BMB0-BMB4, RB0, RB1.
- 2. State of other control bits undefined.
- 3. State of other control bits remains unchanged.
- 4. Assuming these bits set to '1' prior to power-down.

5/

## 3.13 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1  $\mu$ F (as shown in *Figure 12*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

V<sub>CC</sub>

V<sub>CC</sub>

DEVICE

V<sub>SS</sub>

AI00605

Figure 12. Supply voltage protection

M48T201Y, M48T201V Maximum ratings

## 4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 10. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
T <sub>A</sub>	Ambient operating temperature		0 to 70	°C
т	Storage temperature	SNAPHAT <sup>®</sup>	-40 to 85	°C
T <sub>STG</sub>	Storage temperature	SOH44	-55 to 125	°C
T <sub>SLD</sub> <sup>(1)(2)</sup>	Lead solder temperature for 10 sec	260	°C	
V <sub>IO</sub>	Input or output voltage	$-0.3$ to $V_{CC} + 0.3$	V	
V	Supply voltage	M48T201Y	-0.3 to 7.0	V
$V_{CC}$	Supply voltage	M48T201V	-0.3 to 4.6	V
I <sub>O</sub> <sup>(2)</sup>	Output current	20	mA	
P <sub>D</sub>	Power dissipation	1	W	

For SOH44 package, standard (SnPb) lead finish: reflow at peak temperature of 225°C (the time above 220°C must not exceed 20 seconds).

**Caution:** Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.

Caution: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

5/

<sup>2.</sup> For SOH44 package, lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (the time above 255°C must not exceed 30 seconds).

## 5 DC and AC parameters


This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in *Table 11: DC and AC measurement conditions*. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 11. DC and AC measurement conditions

Parameter	M48T201Y	M48T201V	Unit
V <sub>CC</sub> supply voltage	4.5 to 5.5	3.0 to 3.6	V
Ambient operating temperature	0 to 70	0 to 70	°C
Load capacitance (C <sub>L</sub> )	100	50	pF
Input rise and fall times	≤ 5	≤ 5	ns
Input pulse voltages	0 to 3	0 to 3	V
Input and output timing ref. voltages	1.5	1.5	V

Note: Output High Z is defined as the point where data is no longer driven.

Figure 13. AC testing load circuit



Note: Excluding open-drain output pin; 50 pF for M48T201V.

Table 12. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance		10	pF
C <sub>OUT</sub> (3)	Input/output capacitance		10	pF

- 1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.
- 2. At 25°C; f = 1 MHz.
- 3. Outputs deselected.

Table 13. DC characteristics

			M48T201Y				Unit		
Sym	Parameter	Test condition <sup>(1)</sup>	-70			-85			
			Min	Тур	Max	Min	Тур	Max	
I <sub>LI</sub> <sup>(2)</sup>	Input leakage current	$0V \le V_{IN} \le V_{CC}$			±1			±1	μΑ
I <sub>LO</sub> <sup>(3)</sup>	Output leakage current	$0V \le V_{OUT} \le V_{CC}$			±1			±1	μΑ
I <sub>CC</sub>	Supply current	Outputs open		8	15		4	10	mA
I <sub>CC1</sub>	Supply current (standby) TTL	$\overline{E} = V_{IH}$			5			3	mA
I <sub>CC2</sub>	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2$			3			2	mA
	Battery current OSC ON	V -0 V		575	800		575	800	nA
I <sub>BAT</sub>	Battery current OSC OFF	V <sub>CC</sub> = 0 V			100			100	nA
V <sub>IL</sub>	Input low voltage		-0.3		0.8	-0.3		0.8	V
V <sub>IH</sub>	Input high voltage		2.2		V <sub>CC</sub> + 0.3	2.0		$V_{CC} + 0.3$	V
	Output low voltage	$I_{OL} = 2.1 \text{ mA}$			0.4			0.4	V
V <sub>OL</sub>	Output low voltage (open drain) <sup>(4)</sup>	I <sub>OL</sub> = 10 mA			0.4			0.4	٧
V <sub>OH</sub>	Output high voltage	$I_{OH} = -1.0 \text{ mA}$	2.4			2.4			V
V <sub>OHB</sub> <sup>(5)</sup>	V <sub>OH</sub> battery backup	$I_{OUT2} = -1.0 \mu A$	2.0		3.6	2.0		3.6	V
I <sub>OUT1</sub> <sup>(6)</sup>	V <sub>OUT</sub> current (active)	$V_{OUT1} > V_{CC} - 0.3$			100			70	mA
I <sub>OUT2</sub>	V <sub>OUT</sub> current (battery backup)	$V_{OUT2} > V_{BAT} - 0.3$			100			100	μΑ
V <sub>PFD</sub>	Power-fail deselect voltage		4.1	4.35	4.5	2.7	2.9	3.0	٧
V <sub>SO</sub>	Battery backup switchover voltage			3.0			V <sub>PFD</sub> – 100 mV		V
V <sub>BAT</sub>	Battery voltage			3.0			3.0		V

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.5$  to 5.5 V or 3.0 to 3.6 V (except where noted).

6. External SRAM must match TIMEKEEPER $^{\otimes}$  supervisor chip  $V_{CC}$  specification.

<sup>2.</sup>  $\overline{RSTIN1}$  and  $\overline{RSTIN2}$  internally pulled-up to  $V_{CC}$  through 100 K $\Omega$  resistor. WDI internally pulled-down to  $V_{SS}$  through 100 K $\Omega$  resistor.

<sup>3.</sup> Outputs deselected.

<sup>4.</sup> For IRQ/FT & RST pins (open drain).

Conditioned outputs (E<sub>CON</sub> - G<sub>CON</sub>) can only sustain CMOS leakage currents in the battery backup mode. Higher leakage currents will reduce battery life.

 $V_{CC}$  $V_{PFD}$  (max)  $V_{\mbox{\footnotesize{PFD}}}$  (min)  $V_{SO}$ tF - tFB tRB -- tREC **INPUTS** VALID VALID DON'T CARE HIGH-Z OUTPUTS VALID VALID RST AI03519

Figure 14. Power down/up mode AC waveforms

Table 14. Power down/up mode AC characteristic

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit	
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> fall time	300		μs	
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> fall time	M48T201Y	10		μs
'FB`	V PFD (ITIIII) to VSS VCC Idii tillie	150		μs	
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> rise time	10		μs	
t <sub>REC</sub>	V <sub>PFD</sub> (max) to RST high	40	200	ms	
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> rise time	5		μs	

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.5$  to 5.5 V or 3.0 to 3.6 V (except where noted).


V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200 μs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

<sup>3.</sup>  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.

## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

Figure 15. SOH44 – 44-lead plastic small outline, SNAPHAT®, package outline



Note: Drawing is not to scale.

Table 15. SOH44 – 44-lead plastic small outline, SNAPHAT<sup>®</sup>, pack. mech. data

Symb	mm			mm inches		
Syllib	Тур	Min	Max	Тур	Min	Max
Α			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.46		0.014	0.018
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
Е		8.23	8.89		0.324	0.350
е	0.81	_	_	0.032	-	-
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
а		0°	8°		0°	8°
N		44			44	
СР			0.10			0.004

5/

Figure 16. SH – 4-pin SNAPHAT<sup>®</sup> housing for 48 mAh battery & crystal, package outline

Note: Drawing is not to scale.

Table 16. SH – 4-pin SNAPHAT<sup>®</sup> housing for 48 mAh battery & crystal, pack. mech. data

Cymph		mm		inches		
Symb	Тур	Min	Max	Тур	Min	Max
Α			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
Е		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

Figure 17. SH – 4-pin SNAPHAT® housing for 120 mAh battery & crystal, pack. outline


Note: Drawing is not to scale.


Table 17. SH – 4-pin SNAPHAT<sup>®</sup> housing for 120 mAh battery & crystal, pack. mech. data

	uata					
Cumh		mm				
Symb	Тур	Min	Max	Тур	Min	Max
Α			10.54			0.415
A1		8.00	8.51		0.315	.0335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
Е		17.27	18.03		0.680	.0710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

5/

#### Part numbering 7





#### Supply and write protect voltage

 $201Y = V_{CC} = 4.5 \text{ to } 5.5 \text{ V}; V_{PFD} = 4.1 \text{ V to } 4.5 \text{ V}$  $201V = V_{CC} = 3.0 \text{ to } 3.6 \text{ V}; V_{PFD} = 2.7 \text{ V to } 3.0 \text{ V}$ 

#### **Speed**

-70 = 70 ns (for M48T201Y)

-85 = 85 ns (for M48T201V)

#### **Package**

 $MH^{(1)} = SOH44$ 

#### Temperature range

1 = 0 to 70°C

#### **Shipping method for SOIC**

blank = tubes (not for new design - use E)

E = ECOPACK® package, tubes

F = ECOPACK® package, tape and reel

TR = tape and reel (not for new design - use F)

#### Caution:

Do not place the SNAPHAT battery package "M4Txx-BR12SH" in conductive foam as it will drain the lithium button-cell battery.

For a list of available options (e.g., speed, package) or for further information on any aspect of this device, please contact the ST sales office nearest to you.


SNAPHAT® battery table Table 19.

Part number	Description	Package
M4T28-BR12SH	Lithium battery (48mAh) SNAPHAT <sup>®</sup>	SH
M4T32-BR12SH	Lithium battery (120mAh) SNAPHAT®	SH

<sup>1.</sup> The SOIC package (SOH44) requires the battery package (SNAPHAT®) which is ordered separately under the part number "M4Txx-BR12SH" in plastic tube or "M4Txx-BR12SHTR" in tape & reel form.

## 8 Environmental information

Figure 18. Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

Please refer to the following web site address for additional information regarding compliance statements and waste recycling.

Go to www.st.com/rtc, then select "Lithium Battery Recycling" from "Related Topics".

5/

## 9 Revision history

Table 20. Document revision history

Date	Revision	Changes
Nov-1999	1	First issue
10-May-2001	2	Reformatted; added industrial temperature (Table 10, 13, 3, 4, 14)
14-May-2001	2.1	Corrected table footnote (Table 14)
30-May-2001	2.2	Change "controller" references to "supervisor"
01-Aug-2001	2.3	Formatting changes from recent document review findings; E2 added to hookup ( <i>Figure 3</i> )
08-Aug-2001	2.4	Improve text in "Setting the alarm clock" section
18-Dec-2001	2.5	Added I <sub>BAT</sub> values for industrial temperature device ( <i>Table 13</i> )
13-May-2002	2.6	Modify reflow time and temperature footnote (Table 10)
16-Jul-2002	2.7	Update DC characteristics, footnotes (Table 13)
27-Mar-2003	3	v2.2 template applied; update test condition (Table 13)
24-Sep-2004	4	Reformatted, remove industrial temperature (ambient operating) references ( <i>Table 3, 4, 8, 10, 13, 14, 18</i> )
12-Sep-2007	5	Reformatted; added lead-free second level interconnect information to cover page and <i>Section 6: Package mechanical data</i> ; updated <i>Table 10</i> .
22-Apr-2008	6	Updated shipping method in <i>Table 18</i> .
23-Mar-2009	7	Updated Table 10, text in Section 6: Package mechanical data; added Section 8: Environmental information.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577