

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



# $\label{eq:action} \begin{array}{c} \textbf{AK4382A} \\ \textbf{112dB 192kHz 24-Bit 2ch } \Delta \Sigma \textbf{ DAC} \end{array}$

#### GENERAL DESCRIPTION

The AK4382A offers the perfect mix for cost and performance based audio systems. Using AKM's multi bit architecture for its modulator the AK4382A delivers a wide dynamic range while preserving linearity for improved THD+N performance. The AK4382A has full differential SCF outputs, removing the need for AC coupling capacitors and increasing performance for systems with excessive clock jitter. The 24 Bit word length and 216kHz sampling rate make this part ideal for a wide range of applications including DVD-Audio. The AK4382A is offered in a space saving 16pin TSSOP package.

#### FEATURES

- Sampling Rate Ranging from 8kHz to 216kHz
  128 times Oversampling (Normal Speed Mode)
  64 times Oversampling (Double Speed Mode)
  32 times Oversampling (Quad Speed Mode)
  24-Bit 8 times FIR Digital Filter
  On chip SCF
  Digital de -emphasis for 32k, 44.1k and 48kHz sampling
  Soft mute
  Digital Attenuator (256 steps)
  I/F format: 24-Bit MSB justified, 24/20/16-Bit LSB justified or I<sup>2</sup>S
  Master clock: 256fs, 384fs, 512fs or 768fs (Normal Speed Mode) 128fs, 192fs, 256fs or 384fs (Double Speed Mode) 128fs, 192fs (Quad Speed Mode)
  - □ THD+N: -94dB
  - □ Dynamic Range: 112dB
  - □ High Tolerance to Clock Jitter
  - □ Power supply: 4.75 to 5.25V
  - □ Very Small Package: 16pin TSSOP (6.4mm x 5.0mm)



# Ordering Guide

AK4382AVT	-40 ~ +85°C	16pin TSSOP (0.65mm pitch)
AKD4382	Evaluation Board for	AK4382A

## Pin Layout



# **PIN/FUNCTION**

r			
No.	Pin Name	I/O	Function
1	MCLK	Ι	Master Clock Input Pin
			An external TTL clock should be input on this pin.
2	BICK	Ι	Audio Serial Data Clock Pin
3	SDTI	Ι	Audio Serial Data Input Pin
4	LRCK	Ι	L/R Clock Pin
5	PDN	Ι	Power-Down Mode Pin
			When at "L", the AK4382A is in the power-down mode and is held in reset.
			The AK4382A should always be reset upon power-up.
6	CSN	Ι	Chip Select Pin
7	CCLK	Ι	Control Data Input Pin
8	CDTI	Ι	Control Data Input Pin in serial mode
9	AOUTR-	0	Rch Negative Analog Output Pin
10	AOUTR+	0	Rch Positive Analog Output Pin
11	AOUTL	0	Lch Negative Analog Output Pin
12	AOUTL+	0	Lch Positive Analog Output Pin
13	VSS	-	Ground Pin
14	VDD	-	Power Supply Pin
15	DZFR	0	Rch Data Zero Input Detect Pin
16	DZFL	0	Lch Data Zero Input Detect Pin

Note: All input pins should not be left floating.

ABSOLUTE MAXIMUM RATINGS								
(VSS=0V; Note 1)								
Parameter	Symbol	min	max	Units				
Power Supply	VDD	-0.3	6.0	V				
Input Current (any pins except for supplies)	IIN	-	±10	mA				
Input Voltage	VIND	-0.3	VDD+0.3	V				
Ambient Operating Temperature	Та	-40	85	°C				
Storage Temperature	Tstg	-65	150	°C				

Note: 1. All voltages with respect to ground.

WARNING Operation at or beyond these limits may results in permanent damage to the device. Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS							
(VSS=0V; Note 1)							
Parameter	Symbol	min	typ	max	Units		
Power Supply	VDD	4.75	5.0	5.25	V		

\*AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

y=1kHz; 24bit In	nut Data.		
wise specified)	put Duiu,		
min	typ	max	Units
		24	Bits
	-94	-86	dB
	-48	-	dB
	-92	-84	dB
	-45	-	dB
	-92	-	dB
	-45	-	dB
102	112		dB
102	112		dB
90	110		dB
	0.2	0.5	dB
	100	-	ppm/°C
±2.55	±2.75	±2.95	Vpp
2			kΩ
	102 102 102 200 102 102 200	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

20

25

10

34

42

100

mА

mА

μA

#### ANALOG CHARACTERISTICS

Notes: 3. Measured by Audio Precision (System Two). Refer to the evaluation board manual.

4. 100dB at 16bit data.

Power-Down Mode (PDN = "L")

5. S/N does not depend on input bit length.

6. Full-scale voltage (0dB). Output voltage scales with the voltage of VREF,

AOUT (typ.@0dB)=(AOUT+)-(AOUT-)= $\pm 2.75$ Vpp × VREF/5.

7. For AC-load.  $4k\Omega$  for DC-load.

Normal Operation (PDN = "H", fs ≤96kHz)

Normal Operation (PDN = "H", fs=192kHz)

8. All digital inputs in cluding clock pins (MCLK, BICK and LRCK) are held VDD or VSS.

(Note 8)

SHARP ROLL-OFF FILTER CHARACTERISTICS									
$(Ta = 25^{\circ}C; VDD = 4.75 \sim 5.25V; fs = 44.1kHz; DEM = OFF; SLOW = "0")$									
Parameter			Symbol	min	typ	max	Units		
Digital filter									
Passband ±0.05	5dB (Note 9	<del>)</del> )	PB	0		20.0	kHz		
-6.0dB				-	22.05	-	kHz		
Stopband (Note 9)			SB	24.1			kHz		
Passband Ripple			PR			$\pm 0.02$	dB		
Stopband Attenuation			SA	54			dB		
Group Delay	(Note 1	0)	GD	-	19.3	-	1/fs		
<b>Digital Filter + SCF</b>									
Frequency Response	20.0kHz	fs=44.1kHz	FR	-	±0.2	-	dB		
	40.0kHz	fs=96kHz	FR	-	±0.3	-	dB		
	80.0kHz	fs=192kHz	FR	-	+0/-0.6	-	dB		

Notes: 9. The passband and stopband frequencies scale with fs(system sampling rate).

For example, PB=0.4535×fs (@±0.05dB), SB=0.546×fs.

10. The calculating delay time which occurred by digital filtering. This time is from setting the 16/24bit data of both channels to input register to the output of analog signal.

SLOW ROLL-OFF FILTER CHARACTERISTICS								
$(Ta = 25^{\circ}C; AVDD, DVI)$	$DD = 4.75 \sim 5$	.25V; fs = 44.1k	Hz; DEM = $O$	FF; SLOW = "	ʻ1")			
Parameter			Symbol	min	typ	max	Units	
Digital Filter								
Passband ±0.04	4dB (Not	e 11)	PB	0		8.1	kHz	
-3.0dB				-	18.2	-	kHz	
Stopband (Note 11)			SB	39.2			kHz	
Passband Ripple			PR			± 0.005	dB	
Stopband Attenuation	l		SA	72			dB	
Group Delay	(Note	10)	GD	-	19.3	-	1/fs	
Digital Filter + SCF								
Frequency Response	20.0kHz	fs=44.kHz	FR	-	+0/-5	-	dB	
	40.0kHz	fs=96kHz	FR	-	+0/-4	-	dB	
	80.0kHz	fs=192kHz	FR	-	+0/-5	-	dB	

Note: 11. The passband and stopband frequencies scale with fs.

For example,  $PB = 0.185 \times fs$  (@±0.04dB),  $SB = 0.888 \times fs$ .

DC CHARACTERISTICS								
(Ta=25°C; VDD=4.75 ~ 5.25V)								
Parameter	Symbol	min	typ	max	Units			
High-Level Input Voltage	VIH	2.2	-	-	V			
Low-Level Input Voltage	VIL	-	-	0.8	V			
High-Level Output Voltage (Iout=-80µA)	VOH	VDD-0.4	-	-	V			
Low-Level Output Voltage (Iout=80µA)	VOL	-		0.4	V			
Input Leakage Current	Iin	-	-	± 10	μA			

г

-

SWITCHING CHARACTERISTICS									
$(Ta=25^{\circ}C; VDD=4.75 \sim 5.25V; C_{L}=20pF)$									
Parameter	Symbol	min	typ	max	Units				
Master Clock Frequency	fCLK	2.048	11.2896	41.472	MHz				
Duty Cycle	dCLK	40		60	%				
LRCK Frequency	$\top$								
Normal Speed Mode	fsn	8		54	kHz				
Double Speed Mode	fsd	60		108	kHz				
Quad Speed Mode	fsq	120		216	kHz				
Duty Cycle	Duty	45		55	%				
Audio Interface Timing									
BICK Period									
Normal Speed Mode	tBCK	1/128fs			ns				
Double/Quad Speed Mode	tBCK	1/64fs			ns				
BICK Pulse Width Low	tBCKL	30			ns				
Pulse Width High	tBCKH	30			ns				
BICK rising to LRCK Edge (Note 12)	tBLR	20			ns				
LRCK Edge to BICK rising (Note 12)	tLRB	20			ns				
SDTI Hold Time	tSDH	20			ns				
SDTI Setup Time	tSDS	20			ns				
Control Interface Timing									
CCLK Period	tCCK	200			ns				
CCLK Pulse Width Low	tCCKL	80			ns				
Pulse Width High	tCCKH	80			ns				
CDTI Setup Time	tCDS	40			ns				
CDTI Hold Time	tCDH	40			ns				
CSN "H" Time	tCSW	150			ns				
CSN " $\downarrow$ " to CCLK " $\uparrow$ "	tCSS	50			ns				
CCLK " $\uparrow$ " to CSN " $\uparrow$ "	tCSH	50			ns				
Reset Timing									
PDN Pulse Width (Note 13)	tPD	150			ns				

Notes: 12. BICK rising edge must not occur at the same time as LRCK edge. 13. The AK4382A can be reset by bringing PDN= "L".

## Timing Diagram



Serial Interface Timing



Power-down Timing

#### **OPERATION OVERVIEW**

#### System Clock

The external clocks, which are required to operate the AK4382A, are MCLK, LRCK and BICK. The master clock (MCLK) should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the delta-sigma modulator. There are two methods to set MCLK frequency. In Manual Setting Mode (ACKS = "0": Register 00H), the sampling speed is set by DFS0/1(Table 1). The frequency of MCLK at each sampling speed is set automatically. (Table 2~4). After exiting reset (PDN = " $\uparrow$ "), the AK4382A is in Auto Setting Mode. In Auto Setting Mode (ACKS = "1": Default), as MCLK frequency is detected automatically (Table 5), and the internal master clock becomes the appropriate frequency (Table 6), it is not necessary to set DFS0/1.

All external clocks (MCLK,BICK and LRCK) should always be present whenever the AK4382A is in the normal operation mode (PDN="H"). If these clocks are not provided, the AK4382A may draw excess current because the device utilizes dynamic refreshed logic internally. The AK4382A should be reset by PDN= "L" after threse clocks are provided. If the external clocks are not present, the AK4382A should be in the power-down mode (PDN="L"). After exiting reset at power-up etc., the AK4382A is in the power-down mode until MCLK and LRCK are input.

DFS1	DFS0	Sampling 1		
0	0	Normal Speed Mode	8kHz~54kHz	Default
0	1	Double Speed Mode	60kHz~108z	
1	0	Quad Speed Mode	120kHz~216kHz	

#### Table 1. Sampling Speed (Manual Setting Mode)

LRCK		BICK			
fs	256fs	384fs	512fs	768fs	64fs
32.0kHz	8.1920MHz	12.2880MHz	16.3840MHz	24.5760MHz	2.0480MHz
44.1kHz	11.2896MHz	16.9344MHz	22.5792MHz	33.8688MHz	2.8224MHz
48.0kHz	12.2880MHz	18.4320MHz	24.5760MHz	36.8640MHz	3.0720MHz

Table 2. System Clock Example (Normal Speed Mode @Manual Setting Mode)

LRCK		BICK			
fs	128fs	192fs	256fs	384fs	64fs
88.2kHz	11.2896MHz	16.9344MHz	22.5792MHz	33.8688MHz	5.6448MHz
96.0kHz	12.2880MHz	18.4320MHz	24.5760MHz	36.8640MHz	6.1440MHz

Table 3. System Clock Example (Double Speed Mode @Manual Setting Mode)

LRCK	MC	BICK	
fs	128fs	192fs	64fs
176.4kHz	22.5792MHz	33.8688MHz	11.2896MHz
192.0kHz	24.5760MHz	36.8640MHz	12.2880MHz

 Table 4. System Clock Example (Quad Speed Mode @Manual Setting Mode)

MC	LK	Sampling Speed
512fs	768fs	Normal
256fs	384fs	Double
128fs	192fs	Quad

Table 5.	Sampling	Speed	(Auto	Setting	Mode:	Default)
----------	----------	-------	-------	---------	-------	----------

LRCK		Sampling Speed						
fs	128fs	192fs	256fs	384fs	512fs	768fs	Sampling Speed	
32.0kHz	-	-	-	-	16.3840	24.5760		
44.1kHz	-	-	-	-	22.5792	33.8688	Normal	
48.0kHz	-	-	-	-	24.5760	36.8640		
88.2kHz	-	-	22.5792	33.8688	-	-	Dauble	
96.0kHz	-	-	24.5760	36.8640	-	-	Double	
176.4kHz	22.5792	33.8688	_	-	-	-	Oned	
192.0kHz	24.5760	36.8640	-	-	-	_	Quad	

Table 6. System Clock Example (Auto Setting Mode)

#### ■ Audio Serial Interface Format

Data is shifted in via the SDTI pin using BICK and LRCK inputs. The DIF0-2 as shown in Table 7 can select five serial data modes . In all modes the serial data is MSB-first, 2's compliment format and is latched on the rising edge of BICK. Mode 2 can be used for 16/20 MSB justified formats by zeroing the unused LSBs.

Mode	DIF2	DIF1	DIF0	SDTI Format	BICK	Figure	
0	0	0	0	16bit LSB Justified	≥32fs	Figure 1	
1	0	0	1	20bit LSB Justified	≥40fs	Figure 2	
2	0	1	0	24bit MSB Justified	≥48fs	Figure 3	Default
3	0	1	1	24bit I <sup>2</sup> S Compatible	≥48fs	Figure 4	
4	1	0	0	24bit LSB Justified	≥48fs	Figure 2	

Table 7. Audio Data Formats



Figure 1. Mode 0 Timing







Figure 3. Mode 2 Timing





#### ■ De-emphasis Filter

A digital de-emphasis filter is available for 32, 44.1 or 48kHz sampling rates ( $tc = 50/15\mu s$ ) and is enabled or disabled with DEM0 and DEM1. In case of double speed and quad speed mode, the digital de-emphasis filter is always off.

DEM1	DEM0	Mode	
0	0	44.1kHz	
0	1	OFF	Default
1	0	48kHz	
1	1	32kHz	

Table 8. De-emphasis Filter Control (Normal Speed Mode)

#### Output Volume

The AK4382A includes channel independent digital output volumes (ATT) with 256 levels at linear step including MUTE. These volumes are in front of the DAC and can attenuate the input data from 0dB to -48dB and mute. When changing levels, transitions are executed via soft changes; thus no switching noise occurs during these transitions. The transition time of 1 level and all 256 levels is shown in Table 9.

Sampling Speed	Transition Time			
	1 Level	255 to 0		
Normal Speed Mode	4LRCK	1020LRCK		
Double Speed Mode	8LRCK	2040LRCK		
Quad Speed Mode	16LRCK	4080LRCK		

Table 9. ATT Transition Time

#### Zero Detection

The AK4382A has channel-independent zeros detect function. When the input data at each channel is continuously zeros for 8192 LRCK cycles, DZF pin of each channel goes to "H". DZF pin of each channel immediately goes to "L" if input data of each channel is not zero after going DZF "H". If RSTN bit is "0", DZF pins of both channels go to "H". DZF pin of both channels go to "L" at 2~3/fs after RSTN bit returns to "1". If DZFM bit is set to "1", DZF pins of both channels go to "H" only when the input data at both channels are continuously zeros for 8192 LRCK cycles. Zero detect function can be disabled by DZFE bit. In this case, DZF pins of both channels are always "L". DZFB bit can invert the polarity of DZF pin.

#### ■ Soft Mute Operation

Soft mute operation is performed at digital domain. When the SMUTE bit goes to "1", the output signal is attenuated by - $\infty$  during ATT\_DATA×ATT transition time (Table 9) from the current ATT level. When the SMUTE bit is returned to "0", the mute is cancelled and the output attenuation gradually changes to the ATT level during ATT\_DATA×ATT transition time. If the soft mute is cancelled before attenuating to - $\infty$  after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle. The soft mute is effective for changing the signal source without stopping the signal transmission.



Notes:

- (1) ATT\_DATA×ATT transition time (Table 9). For example, in Normal Speed Mode, this time is 1020LRCK cycles (1020/fs) at ATT\_DATA=255.
- (2) The analog output corresponding to the digital input has a group delay, GD.
- (3) If the soft mute is cancelled before attenuating to -∞ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle.
- (4) When the input data at each channel is continuously zeros for 8192 LRCK cycles, DZF pin of each channel goes to "H". DZF pin immediately goes to "L" if input data are not zero after going DZF "H".

Figure 5. Soft Mute and Zero Detection

#### System Reset

The AK4382A should be reset once by bringing PDN= "L" upon power-up. The AK4382A is powered up and the internal timing starts clocking by LRCK "<sup>↑</sup>" after exiting reset and power down state by MCLK. The AK4382A is in the power-down mode until MCLK and LRCK are input.

#### Power-down

The AK4382A is placed in the power-down mode by bringing PDN pin "L" and the anlog outputs are floating (Hi-Z). Figure 6 shows an example of the system timing at the power-down and power-up.

		_	
PDN			
Internal			
State	Normal Operation	Power-down	Normal Operation
D/A In (Digital)		"0" data	
(Digital)	→ GD (1)	(2) (2)	→ GD (1)
D/A Out (Analog)		(3) (2)	
		(4)	
Clock In MCLK, LRCK, BICK		Don't care	
		1	
DZFL/DZFR		(6)	
	-		_
External MUTE	(5)	Mute ON	

Notes:

- (1) The analog output corresponding to digital input has the group delay (GD).
- (2) Analog outputs are floating (Hi-Z) at the power-down mode.
- (3) Click noise occurs at the edge of PDN signal. This noise is output even if "0" data is input.
- (4) The external clocks (MCLK, BICK and LRCK) can be stopped in the power-down mode (PDN = "L").
- (5) Please mute the analog output externally if the click noise (3) influences system application.
- The timing example is shown in this figure.

(6) DZF pins are "L" in the power-down mode (PDN = "L").

Figure 6. Power-down/up Sequence Example

#### Reset Function

When RSTN=0, DAC is powered down but the internal register values are not initialized. The analog outputs go to VCOM voltage and DZF pin goes to "H". Figure 7 shows the example of reset by RSTN bit.



#### Notes:

- (1) The analog output corresponding to digital input has the group delay (GD).
- (2) Analog outputs go to VCOM voltage (VDD/2).
- (3) Click noise occurs at the edges ("↑↓") of the internal timing of RSTN bit. This noise is output even if "0" data is input.
- (4) The external clocks (MCLK, BICK and LRCK) can be stopped in the reset mode (RSTN = "L").
- (5) DZF pins go to "H" when the RSTN bit becomes "0", and go to "L" at 2/fs after RSTN bit becomes "1".
- (6) There is a delay, 3~4/fs from RSTN bit "0" to the internal RSTN bit "0", and 2~3/fs from RSTN bit "1" to the internal RSTN "1".

Figure 7. Reset Sequence Example

#### Mode Control Interface

Internal registers may be written by 3-wire  $\mu$ P interface pins, CSN, CCLK and CDTI. The data on this interface consists of Chip Address (2bits, C1/0; fixed to "01"), Read/Write (1bit; fixed to "1", Write only), Register Address (MSB first, 5bits) and Control Data (MSB first, 8bits). AK4382A latches the data on the rising edge of CCLK, so data should clocked in on the falling edge. The writing of data becomes valid byCSN "<sup>↑</sup>". The clock speed of CCLK is 5MHz(max). The CSN must be fixed to "H" when the register does not be accessed.

PDN = "L" resets the registers to their default values. The internal timing circuit is reset by RSTN bit, but the registers are not initialized.



Figure 8. Control I/F Timing

\*The AK4382A does not support the read command and chip address. C1/0 and R/W are fixed to "011"

\*When the AK4382A is in the power down mode (PDN ="L") or the MCLK is not provided, writing into the control register is inhibited.

#### Register Map

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	ACKS	0	0	DIF2	DIF1	DIF0	PW	RSTN
01H	Control 2	DZFE	DZFM	SLOW	DFS1	DFS0	DEM1	DEM0	SMUTE
02H	Control 3	0	0	0	0	0	DZFB	0	0
03H	Lch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
04H	Rch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0

Notes:

For addresses from 05H to 1FH, data must not be written.

When PDN pin goes "L", the registers are initialized to their default values.

When RSTN bit goes "0", the only internal timing is reset and the registers are not initialized to their default values. All data can be written to the register even if PW or RSTN bit is "0".

#### Register Definitions

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	ACKS	0	0	DIF2	DIF1	DIF0	PW	RSTN
	default	1	0	0	0	1	0	1	1

RSTN: Internal timing reset control

0: Reset. All registers are not initialized.

1: Normal Operation

When MCLK frequency or DFS changes, the AK4382A should be reset by PDN pin or RSTN bit.

#### PW: Power down control

0: Power down . All registers are not initialized.1: Normal Operation

DIF2-0: Audio data interface formats (see Table 7) Initial: "010", Mode 2

ACKS: Master Clock Frequency Auto Setting Mode Enable

0: Disable, Manual Setting Mode

1: Enable, Auto Setting Mode

Master clock frequency is detected a utomatically at ACKS bit "1". In this case, the setting of DFS1-0 are ignored. When this bit is "0", DFS1-0 set the sampling speed mode.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
01H	Control 2	DZFE	DZFM	SLOW	DFS1	DFS0	DEM1	DEM0	SMUTE
	default	0	0	0	0	0	0	1	0

SMUTE: Soft Mute Enable 0: Normal operation 1: DAC outputs soft-muted

#### DEM1-0: De-emphasis Response (see Table 8) Initial: "01", OFF

DFS1-0: Sampling speed control 00: Normal speed

01: Double speed

10: Quad speed

When changing between Normal/Double Speed Mode and Quad Speed Mode, some click noise occurs.

SLOW: Slow Roll-off Filter Enable 0: Sharp Roll-off Filter 1: Slow Roll-off Filter

DZFE: Data Zero Detect Enable

0: Disable

1: Enable

Zero detect function can be disabled by DZFE bit "0". In this case, the DZF pins of both channels are always "L".

DZFM: Data Zero Detect Mode

0: Channel Separated Mode

1: Channel ANDed Mode

If the DZFM bit is set to "1", the DZF pins of both channels go to "H" only when the input data at both channels are cont inuously zeros for 8192 LRCK cycles.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
02H	Control 3	0	0	0	0	0	DZFB	0	0
	default	0	0	0	0	0	0	0	0

DZFB: Inverting Enable of DZF

0: DZF goes "H" at Zero Detection

1: DZF goes "L" at Zero Detection

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	Lch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
04H	Rch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
default		1	1	1	1	1	1	1	1

ATT = 20 log<sub>10</sub> (ATT\_DATA / 255) [dB] 00H: Mute

#### SYSTEM DESIGN

Figure 9 shows the system connection diagram. An evaluation board (AKD4382) is available in order to allow an easy study on the layout of a surrounding circuit.



Figure 9. Typical Connection Diagram

Notes:

- LRCK = fs, BICK = 64fs.
- When AOUT drives some capacitive load, some resistor should be added in series between AOUT and capacitive load.
- All input pins except pull-down/pull-up pins should not be left floating.

#### 1. Grounding and Power Supply Decoupling

VDD and VSS are supplied from analog supply and should be separated from system digital supply. Decoupling capacitor, especially  $0.1\mu$ F ceramic capacitor for high frequency should be placed as near to VDD as possible. The differential Voltage between VDD and VSS pins set the analog output range.

#### 3. Analog Outputs

The analog outputs are full-differential outputs and 0.55 x VDD Vpp (typ) centered around the internal common voltage (about AVDD/2). The differential outputs are summed externally,  $V_{AOUT}$ =(AOUT+)-(AOUT-) between AOUT+ and AOUT-. If the summing gain is 1, the output range is 5.5Vpp (typ @VREFH=5V). The bias voltage of the external summing circuit is supplied externally. The input data format is 2's complement. The output voltage ( $V_{AOUT}$ ) is a positive full scale for 7FFFFF (@24bit) and a negative full scale for 800000H (@24bit). The ideal  $V_{AOUT}$  is 0V for 000000H (@24bit).

The internal switched-capacitor filter and external low pass filter attenuate the noise generated by the delta-sigma modulator beyond the audio passb and. DC offset on AOUT+/- is eliminated without AC coupling since the analog outputs are differential. Figure 10 and 11 show the example of external op-amp circuit summing the differential outputs.



Figure 10. External 2<sup>nd</sup> order LPF Circuit Example (using op-amp with single power supply)



Figure 11. External 2<sup>nd</sup> order LPF Circuit Example (using op-amp with dual power supplies)

PACKAGE

16pin TSSOP (Unit: mm)





Detail A





NOTE: Dimension "\*" does not include mold flash.

# Package & Lead frame material

Package molding compound:	Epoxy
Lead frame material:	Cu
Lead frame surface treatment:	Solder(Pb free) plate

#### MARKING



- 1) Pin #1 indication
- 2) Date Code : XX YYY (5 digits) XX: Lot#
  - YYY: Date Code
- 3) Marketing Code : 4382AT
- 4) Asahi Kasei Logo

#### **IMPORTANT NOTICE**

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
  - (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
  - (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.