## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．


#### Abstract

General Description The MAX125/MAX126 are high-speed, multichannel, 14-bit data-acquisition systems (DAS) with simultaneous track/holds (T/Hs). These devices contain a 14-bit, 3 4 s , successive-approximation analog-to-digital converter (ADC), a +2.5 V reference, a buffered reference input, and a bank of four simultaneous-sampling T/H amplifiers that preserve the relative phase information of the sampled inputs. The MAX125/MAX126 have two multiplexed inputs for each T/H, allowing a total of eight inputs. In addition, the converter is overvoltage tolerant to $\pm 17 \mathrm{~V}$; a fault condition on any channel will not harm the IC. Available input ranges are $\pm 5 \mathrm{~V}$ (MAX125) and $\pm 2.5 \mathrm{~V}$ (MAX126). An on-board sequencer converts one to four channels per CONVST pulse. In the default mode, one T/H output (CH1A) is converted. An interrupt signal (INT) is provided after the last conversion is complete. Convert two, three, or four channels by reprogramming the MAX125/MAX126 through the bidirectional parallel interface. Once programmed, the MAX125/MAX126 continue to convert the specified number of channels per CONVST pulse until they are reprogrammed. The channels are converted sequentially, beginning with CH . The INT signal always follows the end of the last conversion in a conversion sequence. The ADC converts each assigned channel in $3 \mu$ s and stores the result in an internal 14x4 RAM. Upon completion of the conversions, data can be accessed by applying successive pulses to the $\overline{R D}$ pin. Four successive reads access four data words sequentially. The parallel interface's data-access and bus-release timing specifications are compatible with most popular digital signal processors and 16-bit/32-bit microprocessors, so the MAX125/MAX126 conversion results can be accessed without resorting to wait states.


## Applications

Multiphase Motor Control
Power-Grid Synchronization
Power-Factor Monitoring
Digital Signal Processing
Vibration and Waveform Analysis

| - Four Simultaneous-Sampling T/H Amplifiers with Two Multiplexed Inputs (eight single-ended inputs total) |  |  |  |
| :---: | :---: | :---: | :---: |
| - $3 \mu$ s Conversion Time per Channel |  |  |  |
| - Throughpu | 250ksps (1 ch 142ksps (2 ch 100ksps (3 ch 76ksps (4 cha | nnel) <br> nels) <br> nnels) <br> nels) |  |
| - Input Range: $\pm 5 \mathrm{~V}$ (MAX125) |  |  |  |
| - Fault-Protected Input Multiplexer ( $\pm 17 \mathrm{~V}$ ) |  |  |  |
| - Internal +2.5V or External Reference Operation |  |  | ion |
| - High-Speed Parallel DSP Interface |  |  |  |
| Ordering Information |  |  |  |
| PART | TEMP RANGE | PIN-PACKAGE | $\begin{gathered} \text { INL } \\ \text { (LSB) } \end{gathered}$ |
| MAX125CCAX | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 36 SSOP | $\pm 4$ |
| MAX125CEAX | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 36 SSOP | $\pm 4$ |
| MAX126CCAX | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 36 SSOP | $\pm 4$ |
| MAX126CEAX | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 36 SSOP | $\pm 4$ |

## Typical Operating Circuit appears at end of data sheet.

Pin Configuration appears at end of data sheet.

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS

## ABSOLUTE MAXIMUM RATINGS



| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| SSOP (derate $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .. | 941 mW |
| Operating Temperature Ranges |  |
| MAX125CCAX/MAX126CCAX | .$^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX125CEAX/MAX126CEAX | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10sec) | $300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(AVDD $=+5 \mathrm{~V} \pm 5 \%, \mathrm{AVSS}=-5 \mathrm{~V} \pm 5 \%, \mathrm{DV} \mathrm{DD}=+5 \mathrm{~V} \pm 5 \%, \mathrm{VREFIN}=2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ capacitor from REFOUT to AGND, $0.1 \mu \mathrm{~F}$ capacitor from REFIN to AGND, fcLK $=16 \mathrm{MHz}$, external clock, $50 \%$ duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)


## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \%, A V_{S S}=-5 \mathrm{~V} \pm 5 \%, \mathrm{DV}\right.$ DD $=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REFIN}}=2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ capacitor from REFOUT to AGND, $0.1 \mu \mathrm{~F}$ capacitor from REFIN to AGND, fCLK $=16 \mathrm{MHz}$, external clock, $50 \%$ duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |  |  |
| Input Voltage Range | VIN | MAX125 |  |  | $\pm 5$ | V |
|  |  | MAX126 |  |  | $\pm 2.5$ |  |
| Input Current | IIN | MAX125, VIN $= \pm 5 \mathrm{~V}$ | $\pm 667$ |  |  | $\mu \mathrm{A}$ |
|  |  | MAX126, $\mathrm{V}_{\text {IN }}= \pm 2.5 \mathrm{~V}$ |  |  |  |  |
| Input Capacitance | CIN | (Note 7) |  |  | 16 | pF |
| TRACK/HOLD |  |  |  |  |  |  |
| Acquisition Time | tACQ |  | 1 |  |  | $\mu \mathrm{s}$ |
| Small-Signal Bandwidth |  |  |  | 8 |  | MHz |
| Full-Power Bandwidth |  |  |  | 0.5 |  | MHz |
| Droop Rate |  |  |  | 2 |  | mV/ms |
| Aperture Delay |  |  |  | 5 |  | ns |
| Aperture Jitter |  |  |  | 30 |  | ps ${ }_{\text {RMS }}$ |
| Aperture-Delay Matching |  |  |  | 500 |  | ps |
| REFERENCE OUTPUT (Note 8) |  |  |  |  |  |  |
| Output Voltage | $V_{\text {REFOUT }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 2.475 | 2.500 | 2.525 | V |
| External Load Regulation |  | OmA < ILOAD < 1mA |  | $\pm 1$ |  | \% |
| REFOUT Tempco |  | (Note 9) |  | 30 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| External Capacitive Bypass at REFIN |  |  | 0.1 |  |  | $\mu \mathrm{F}$ |
| External Capacitive Bypass at REFOUT |  |  | 4.7 |  | 22 | $\mu \mathrm{F}$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| Input Voltage Range |  |  |  | $50 \pm 10 \%$ |  | V |
| Input Current |  | REFIN $=2.5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Resistance |  | (Note 10) |  | 10 |  | $\mathrm{k} \Omega$ |
| Input Capacitance |  | (Note 7) |  |  | 10 | pF |
| EXTERNAL CLOCK |  |  |  |  |  |  |
| External Clock Frequency |  |  | 0.1 |  | 16 | MHz |
| DIGITAL INPUTS ( $\overline{\mathrm{CONVST}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{CLK}, \mathrm{AO}-\mathrm{A3})($ Note 1) |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 |  |  | V |
| Input Low Voltage | VIL |  |  |  | 0.8 | V |
| Input Current | In | CONVST, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{CLK}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | A0-A3 |  |  | $\pm 10$ |  |
| Input Capacitance | CIN | (Note 7) |  |  | 15 | pF |

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS

## ELECTRICAL CHARACTERISTICS (continued)

( AV DD $=+5 \mathrm{~V} \pm 5 \%, A V_{S S}=-5 \mathrm{~V} \pm 5 \%, \mathrm{DV}$ DD $=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REFIN }}=2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ capacitor from REFOUT to AGND, $0.1 \mu \mathrm{~F}$ capacitor from REFIN to AGND, fCLK $=16 \mathrm{MHz}$, external clock, $50 \%$ duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL OUTPUTS (D0-D13, $\overline{\text { INT }}$ ) (Note 1) |  |  |  |  |  |  |
| Output High Voltage | VOH | IOUT $=1 \mathrm{~mA}$ | 4 |  |  | V |
| Output Low Voltage | VOL | IOUT $=-1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Three-State Leakage Current |  | D0-D13 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Three-State Output Capacitance |  | (Note 7) |  |  | 10 | pF |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Positive Supply Voltage | AVDD |  | 4.75 | 5 | 5.25 | V |
| Negative Supply Voltage | AVSS |  | -5.25 | -5 | -4.75 | V |
| Digital Supply Voltage | DVDD |  | 4.75 | 5 | 5.25 | V |
| Positive Supply Current | I(AVDD) |  |  | 17 | 25 | mA |
| Negative Supply Current | I(AVSS) |  | -17 | -13 |  | mA |
| Digital Supply Current | I(DVDD) |  |  | 3 | 5 | mA |
| Shutdown Positive Current |  |  |  |  | 3 | mA |
| Shutdown Negative Current |  |  | -1 |  |  | mA |
| Shutdown Digital Current |  |  |  |  | 3 | mA |
| Positive Supply Rejection | PSRR+ | (Note 11) |  | $\pm 1$ | $\pm 2$ | LSB |
| Negative Supply Rejection | PSRR- | (Note 11) |  |  | $\pm 2$ | LSB |
| Power Dissipation |  | (Note 12) |  | 165 | 250 | mW |

# 2x4-Channel, Simultaneous-Sampling 14-Bit DAS 

## TIMING CHARACTERISTICS (Figure 4)

$\left(A V_{D D}=+5 \mathrm{~V}, A V_{S S}=-5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $T_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CONVST Pulse Width | tow |  | 30 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ Setup Time | tcws |  | 0 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ Hold Time | tcwh |  | 0 |  | ns |
| $\overline{\text { WR }}$ Low Pulse Width | tWR |  | 30 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\text { CONVST }}$ Delay | tCSD |  | 125 |  | ns |
| Address Setup Time | tas |  | 30 |  | ns |
| Address Hold Time | $\mathrm{taH}^{\text {a }}$ |  | 0 |  | ns |
| $\overline{\mathrm{RD}}$ to INT Delay | tiD | 25pF load |  | 30 | ns |
| Delay Time Between Reads | tRD |  | 40 |  | ns |
| $\overline{\overline{C S}}$ to $\overline{\mathrm{RD}}$ Setup Time | tCRS |  | 0 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time | tCRH |  | 0 |  | ns |
| $\overline{\mathrm{RD}}$ Low Pulse Width | t $\overline{\mathrm{RD}}$ |  | 30 |  | ns |
| Data-Access Time | tDA | 25pF load (Note 13) |  | 30 | ns |
| Bus-Relinquish Time | tDH | 25pF load (Note 14) | 5 | 45 | ns |
| Conversion Time | tconv | Mode 1, 1 channel |  | 3 | $\mu \mathrm{s}$ |
|  |  | Mode 2, 2 channel |  | 6 |  |
|  |  | Mode 3, 3 channel |  | 9 |  |
|  |  | Mode 4, 4 channel |  | 12 |  |
| Conversion Rate/Channel |  | Mode 1, 1 channel |  | 250 | ksps |
|  |  | Mode 2, 2 channel |  | 142 |  |
|  |  | Mode 3, 3 channel |  | 100 |  |
|  |  | Mode 4, 4 channel |  | 76 |  |
| Start-Up Time |  | Exiting shutdown | 5 |  | $\mu \mathrm{s}$ |

Note 1: $\quad A V_{D D}=+5 \mathrm{~V}, A V_{S S}=-5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REFIN }}=2.500 \mathrm{~V}$ (external), $\mathrm{V}_{\mathrm{IN}}= \pm 5 \mathrm{~V}(\mathrm{MAX125})$ or $\pm 2.5 \mathrm{~V}(\mathrm{MAX126})$.
Note 2: Relative accuracy is the analog value's deviation at any code from its theoretical value after the full-scale range has been calibrated.
Note 3: CLK synchronized with CONVST.
Note 4: $\quad \mathrm{f} / \mathrm{N}=10.06 \mathrm{kHz}, \mathrm{V} \operatorname{IN}= \pm 5 \mathrm{~V}($ MAX125 $)$ or $\pm 2.5 \mathrm{~V}($ MAX126 $)$.
Note 5: First five harmonics.
Note 6: All inputs except CH1A driven with $\pm 5 \mathrm{~V}$ (MAX125) or $\pm 2.5 \mathrm{~V}$ (MAX126) 10 kHz signal; CH1A connected to AGND and digitized.
Note 7: Guaranteed by design. Not production tested.
Note 8: $\quad A V_{D D}=+5 \mathrm{~V}, A V_{S S}=-5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{~V} \operatorname{IN}=0 \mathrm{~V}$ (all channels).
Note 9: Temperature drift is defined as the change in output voltage from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$. It is calculated as TC = [ $\Delta$ REFOUT/REFOUT] / $\Delta T$.
Note 10: See Figure 2.
Note 11: Defined as the change in positive full scale caused by a $\pm 5 \%$ variation in the nominal supply voltage. Tested with one input at full scale and all others at AGND. VREFIN $=2.5 \mathrm{~V}$ (internal).
Note 12: Tested with $\mathrm{V}_{\mathrm{IN}}=A G N D$ on all channels, $\mathrm{V}_{\text {REFIN }}=2.5 \mathrm{~V}$ (internal).
Note 13: The data-access time is defined as the time required for an output to cross 0.8 V or 2.0 V . It is measured using the circuit of Figure 1. The measured number is then extrapolated back to determine the value with a 25 pF load.
Note 14: The bus-relinquish time is derived from the measured time taken for the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging/discharging the 120pF capacitor. Thus, the time given is the part's true bus-relinquish time, independent of the external bus loading capacitance.

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1, 2 | CH2B, CH2A | Channel 2 Multiplexed Inputs, single-ended |
| 3, 4 | CH1B, CH1A | Channel 1 Multiplexed Inputs, single-ended |
| 5 | $A V_{D D}$ | +5V $\pm 5 \%$ Analog Supply Voltage |
| 6 | REFIN | External Reference Input/Internal Reference Output. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. |
| 7 | REFOUT | Reference-Buffer Output. Bypass with a $4.7 \mu \mathrm{~F}$ capacitor to AGND. |
| 8,36 | AGND | Analog Ground. Both pins must be tied to ground. |
| 9-16 | D13-D6 | Data Bits. D13 = MSB. |
| 17 | DVDD | $+5 \mathrm{~V} \pm 5 \%$ Digital Supply Voltage |
| 18 | DGND | Digital Ground |
| 19, 20 | D5, D4 | Data Bits |
| 21-24 | D3/A3-D0/A0 | Bidirectional Data Bits/Address Bits. DO/A0 = LSB. |
| 25 | CLK | Clock Input (duty cycle must be 30\% to 70\%). |
| 26 | $\overline{\mathrm{CS}}$ | Chip-Select Input (active-low) |
| 27 | $\overline{\mathrm{WR}}$ | Write Input (active-low) |
| 28 | $\overline{\mathrm{RD}}$ | Read Input (active-low) |
| 29 | CONVST | Conversion-Start Input. Rising edge initiates sampling and conversion sequence. |
| 30 | $\overline{\text { INT }}$ | Interrupt Output. Falling edge indicates the end of a conversion sequence. |
| 31 | AVSS | $-5 \mathrm{~V} \pm 5 \%$ Analog Supply Voltage |
| 32,33 | $\mathrm{CH} 4 \mathrm{~A}, \mathrm{CH} 4 \mathrm{~B}$ | Channel 4 Multiplexed Inputs, single-ended |
| 34,35 | CH3A, CH3B | Channel 3 Multiplexed Inputs, single-ended |

## Detailed Description

The MAX125/MAX126 use a successive-approximation conversion technique and four simultaneous-sampling track/hold (T/H) amplifiers to convert analog signals into 14-bit digital outputs. Each T/H has two multiplexed inputs, allowing a total of eight inputs. Each T/H output is converted and stored in memory to be accessed sequentially by the parallel interface with successive read cycles. The MAX125/MAX126 internal microsequencer can be programmed to digitize one, two, three, or four inputs sampled simultaneously from either of the two banks of four inputs (see Figure 2).
The conversion timing and control sequences are derived from a 16 MHz external clock, the CONVST


Figure 1. Load Circuit for Access Time and Bus Relinquish Time

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS



Figure 2. Functional Diagram

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS



Figure 3. Equivalent Input Circuit
signal, and the programmed mode. The T/H amplifiers hold the input voltages at the CONVST rising edge. Additional CONVST pulses are ignored until the last conversion for the sample is complete. The ADC converts each assigned channel in $3 \mu$ s and stores the result in an internal 4×14-bit memory.
At the end of the last conversion, $\overline{\mathrm{INT}}$ goes low and the T/H amplifiers begin to track the inputs again. The data can be accessed by applying successive pulses to the $\overline{R D}$ pin. Successive reads access data words sequentially. The memory is not random-access; data from CH 1 is always read first. After accessing all programmed channels, the address pointer selects CH 1 again. Additional read pulses cycle through the data words. $\overline{\mathrm{CS}}$ can be held low during successive reads.

Input Bandwidth
The T/H's input tracking circuitry has an 8 MHz smallsignal bandwidth, so it is possible to digitize highspeed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid highfrequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

## Analog Input Range and Input Protection

The MAX125's input range is $\pm 5 \mathrm{~V}$, and the MAX126's input range is $\pm 2.5 \mathrm{~V}$. The input resistance for both parts is $10 \mathrm{k} \Omega$. An input protection structure allows input voltages to $\pm 17 \mathrm{~V}$ without harming the IC. This protection is also active in shutdown mode.

## Track/Holds

The MAX125/MAX126 feature four simultaneous T/Hs. Each T/H has two multiplexed inputs. A T-switch input configuration provides excellent hold-mode isolation. Allow $1 \mu$ s acquisition time for 14-bit accuracy.
The T/H aperture delay is typically 10ns. The 500ps aperture-delay mismatch between the T/Hs allows the relative phase information of up to four different inputs to be preserved. Figure 3 shows the equivalent input circuit, illustrating the ADC's sampling architecture. Only one of four T/H stages with its two multiplexed inputs $\left(\mathrm{CH}_{-} A\right.$ and $\mathrm{CH}_{-} B$ ) is shown. All switches are in track configuration for channel A. An internal buffer charges the hold capacitor to minimize the required acquisition time between conversions. The analog input appears as a $10 \mathrm{k} \Omega$ resistor in parallel with a 16 pF capacitor.

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS



Figure 4. Timing Diagram


Figure 5. Programming a Four-Channel Conversion, Input Mux A
Between conversions, the buffer input is connected to channel 1 of the selected track/hold bank. When a channel is not selected, switches S1, S2, and S3 are placed in hold mode to improve channel-to-channel isolation.

## Digital Interface

 Input data (A0-A3) and output data (D0-D13) are multiplexed on a three-state bidirectional interface. This parallel I/O can easily be interfaced with a microprocessor $(\mu \mathrm{P})$ or DSP. $\overline{\mathrm{CS}}, \overline{\mathrm{WR}}$, and $\overline{\mathrm{RD}}$ control the write and read operations. $\overline{\mathrm{CS}}$ is the standard chip-select signal, which enables the controller to address the MAX125/MAX126 as an I/O port. When $\overline{\mathrm{CS}}$ is high, it disables the $\overline{\mathrm{WR}}$ and$\overline{\mathrm{RD}}$ inputs and forces the interface into a high- $Z$ state. Figure 4 details the interface timing.

## Programming Modes

The MAX125/MAX126 have eight conversion modes plus power-down, which are programmed through a bidirectional parallel interface. At power-up, the devices default to the mode Input Mux A/Single-Channel Conversion. The user can select between two banks (mux inputs A or mux inputs B ) of four simultaneoussampled input channels, as illustrated in Figure 2. An internal microsequencer can be programmed to convert one, two, three, or four channels of the selected bank per sample. For a single-channel conversion, CH 1 is digitized, and then INT goes low to indicate completion of the conversion. For multichannel conversions, $\overline{I N T}$ goes low after the last channel has been digitized.
To input data into the MAX125/MAX126, pull $\overline{\mathrm{CS}}$ low, program the bidirectional pins A0-A3 (Table 1), and pulse $\overline{W R}$ low. Data is latched into the devices on the $\overline{W R}$ or $\overline{\mathrm{CS}}$ rising edge. The ADC is now ready to convert. Once programmed, the ADCs continue operating in the same mode until they are reprogrammed or until power is removed. Figure 5 shows an example of programming a four-channel conversion using Input Mux A.

## Starting a Conversion

After programming the MAX125/MAX126 as outlined in the Programming Modes section, pulse CONVST low to initiate a conversion sequence. The analog inputs are sampled at the CONVST rising edge. Do not start a new conversion while the conversion is in progress. Monitor the INT output. A falling edge indicates the end of a conversion sequence.

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS

Table 1. Modes of Operation

| A3 | A2 | A1 | A0 | CONVERSION <br> TIME $(\boldsymbol{\mu s})$ | MODE |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 3 | Input Mux A/Single-Channel Conversion (default at power-up) |
| 0 | 0 | 0 | 1 | 6 | Input Mux A/Two-Channel Conversion |
| 0 | 0 | 1 | 0 | 9 | Input Mux A/Three-Channel Conversion |
| 0 | 0 | 1 | 1 | 12 | Input Mux A/Four-Channel Conversion |
| 0 | 1 | 0 | 0 | 3 | Input Mux B/Single-Channel Conversion |
| 0 | 1 | 0 | 1 | 6 | Input Mux B/Two-Channel Conversion |
| 0 | 1 | 1 | 0 | 9 | Input Mux B/Three-Channel Conversion |
| 0 | 1 | 1 | 1 | 12 | Input Mux B/Four-Channel Conversion |
| 1 | $X$ | $X$ | $X$ | - | Power-Down |

$X=$ Don't care


Figure 6. Internal Reference
Reading a Conversion
Digitized data from up to four channels are stored in memory to be read out through the parallel interface. After receiving an INT signal, the user can access up to four conversion results by performing up to four read operations.
With $\overline{\mathrm{CS}}$ low, the conversion result from $\mathrm{CH}_{-} 1$ is accessed, and $\overline{\mathrm{NT}}$ is reset high on the first $\overline{\mathrm{RD}}$ falling edge. On the $\overline{\mathrm{RD}}$ rising edge, the internal address pointer is advanced. If a single conversion is programmed, only one RD pulse is required, and the
address pointer is reset to CH_1. For multichannel conversions, up to four $\overline{\mathrm{RD}}$ falling edges sequentially access the data for channels 1 through 4 . For $n$ channels converted ( $1<n \leq 4$ ), the address pointer is reset to $\mathrm{CH}_{2} 1$ after $n \overline{\mathrm{RD}}$ pulses. Do not perform a read operation during conversion, as it will corrupt the conversion's accuracy.

## Applications Information

## External Clock

The MAX125/MAX126 require a TTL-compatible clock up to 16 MHz for proper operation. The clock duty cycle's range is between $30 \%$ and $70 \%$.

Internal and External Reference
The MAX125/MAX126 can be used with an internal or external reference voltage. An external reference can be connected directly at REFIN. An internal buffer with a gain of +1 provides 2.5 V at REFOUT.

## Internal Reference

The full-scale range with the internal reference is $\pm 5 \mathrm{~V}$ for the MAX125 and $\pm 2.5 \mathrm{~V}$ for the MAX126. Bypass REFIN with a $0.1 \mu \mathrm{~F}$ capacitor to AGND and bypass the REFOUT pin with a $4.7 \mu \mathrm{~F}$ ( min ) capacitor to AGND (Figure 6). The maximum value to compensate the reference buffer is $22 \mu \mathrm{~F}$. Larger values are acceptable if low-ESR capacitors are used.

## External Reference

For operation over a wide temperature range, an external 2.5 V reference with tighter specifications improves accuracy. The MAX6325 is an excellent choice to match the MAX125/MAX126 accuracy over the commercial and extended temperature ranges with a

# 2x4-Channel, Simultaneous-Sampling 14-Bit DAS 



Figure 7. External Reference
$1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (max) temperature drift. Connect an external reference at REFIN as shown in Figure 7. The minimum impedance is $7 \mathrm{k} \Omega$ for DC currents in both normal operation and shutdown. Bypass REFOUT with a $4.7 \mu \mathrm{~F}$ lowESR capacitor.

## Power-On Reset

When power is first applied, the internal power-on-reset circuitry activates the MAX125/MAX126 with $\overline{\text { INT }}=$ high, ready to convert. The default conversion mode is Input Mux A/Single-Channel Conversion. See the Programming Modes section if other configurations are desired.
After the power supplies have been stabilized, the reset time is $5 \mu \mathrm{~s}$; no conversions should be performed during this phase. At power-up, data in memory is undefined.

Software Power-Down Software power-down is activated by setting bit A3 of the control word high (Table 1). It is asserted after the $\overline{W R}$ or $\overline{\mathrm{CS}}$ rising edge, at which point the ADC immediately powers down to a low quiescent-current state. $A V_{D D}$ drops to less than 1.5 mA , and AV SS is reduced to less than 1 mA . The ADC blocks and reference buffer are turned off, but the digital interface and the reference remain active for fast power-up recovery. Wake up the MAX125/MAX126 by writing a control word (A0-A3, Table 1). The bidirectional interface interprets a logic zero at $A 3$ as the start signal and powers up in the mode selected by A0, A1, and A2. The reference


Figure 8. Bipolar Transfer Function
buffer's settling time and the bypass capacitor's value dominate the power-up delay. With the recommended $4.7 \mu \mathrm{~F}$ at REFOUT, the power-up delay is typically $5 \mu \mathrm{~s}$.

Transfer Function
The MAX125/MAX126 have bipolar input ranges. Figure 8 shows the bipolar/output transfer function. Code transitions occur at successive-integer least significant bit (LSB) values. Output coding is twos-complement binary with $1 \mathrm{LSB}=610 \mu \mathrm{~V}$ for the MAX 125 and $1 L S B=305 \mu \mathrm{~V}$ for the MAX126.

## Output Demultiplexer

An output demultiplexer circuit is useful for isolating data from one channel in a four-channel conversion sequence. Figure 9's circuit uses the external 16 MHz clock and the $\overline{\mathrm{INT}}$ signal to generate four $\overline{\mathrm{RD}}$ pulses and a latch clock to save data from the desired channel. $\overline{\mathrm{CS}}$ must be low during the four $\overline{\mathrm{RD}}$ pulses. The channel is selected with the binary coding of two switches. A 16-bit 16373 latch simplifies layout

## Motor-Control Applications

Vector motor control requires monitoring of the individual phase currents. In their most basic application, the MAX125/MAX126 simultaneously sample two currents ( CH 1 A and CH 2 A , Figure 10) and preserve the necessary relative phase information. Only two of the three phase currents have to be digitized, because the third component can be mathematically derived with a coordinate transformation.

## 2x4-Channel, Simultaneous-Sampling 14-Bit DAS



Figure 9. Output Demultiplexer Circuit

The circuit of Figure 10 shows a typical vector motorcontrol application using all available inputs of the MAX125/MAX126. CH1A and CH2A are connected to two isolated Hall-effect current sensors and are a part of the current (torque) feedback loop. The MAX125/MAX126 digitize the currents and deliver raw data to the following DSP and controller stages, where the vector processing takes place. Sensorless vector control uses a computer model for the motor and an algorithm to split each output current into its magnetizing (stator current) and torque-producing (rotor current) components.

If a 2- to 3-phase conversion is not practical, three currents can be sampled simultaneously with the addition of a third sensor (not shown). Optional voltage (position) feedback can be derived by measuring two phase voltages (CH3A, CH4A). Typically, an isolated differential amplifier is used between the motor and the MAX125/MAX126. Again, the third phase voltage can be derived from the magnitude (phase voltage) and its relative phase.
For optimum speed control and good load regulation close to zero speed, additional velocity and position feedback are derived from an encoder or resolver and

# 2x4-Channel, Simultaneous-Sampling 14-Bit DAS 



Figure 10. Vector Motor Control
brought to the MAX125/MAX126 at CH4B. The additional channels can be used to evaluate slower analog inputs, such as the main DC bus voltage ( CH 2 B ), temperature sensors (CH3B), or other analog inputs (AUX, CH1B).

## Power-Supply Bypassing and Ground Management

For optimum system performance, use printed circuit boards with separate analog and digital ground planes. Wire-wrapped boards are not recommended. Connect the two ground planes together at the lowimpedance power-supply source. Connect DGND and AGND together at the IC. For the best ground connection, connect the DGND and AGND pins together and
connect that point to the system analog ground plane to avoid interference from other digital noise sources. If DGND is connected to the system digital ground, digital noise may get through to the ADC's analog portion.
The AGND pins must be connected directly to a lowimpedance ground plane. Extra impedance between the pins and the ground plane increases crosstalk and degrades INL.
Bypass AVDD and AVSS with $0.1 \mu \mathrm{~F}$ ceramic capacitors to AGND. Mount them with short leads close to the device. Ferrite beads may also be used to further isolate the analog and digital power supplies. Bypass DV ${ }_{D D}$ with a $0.1 \mu \mathrm{~F}$ ceramic capacitor to DGND.

2x4-Channel, Simultaneous-Sampling
14-Bit DAS


Chip Information
TRANSISTOR COUNT: 4219
SUBSTRATE CONNECTED TO AVSS

Typical Operating Circuit


Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 36 SSOP | $\mathrm{A} 36-4$ | $\underline{\mathbf{2 1 - 0 0 4 0}}$ |

# 2x4-Channel, Simultaneous-Sampling 14-Bit DAS 

| REVISION <br> NUMBER |  |  | REVISION <br> DATE |
| :---: | :---: | :--- | :---: |
| 2 | $6 / 07$ | DESCRIPTION | PAGES <br> CHANGED |
| 3 | $7 / 08$ | Udded line to DC Accuracy section of EC table | $1,2,15$ |

