

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

FEATURES

- TI AM1808 ARM9 Application Processor
 - 456 MHz ARM926EJ-S MPU
 - 16 KB L1 Program Cache
 - 16 KB L1 Data Cache
 - 8 KB Internal RAM
 - 64 KB boot ROM
 - JTAG Emulation/Debug
- Up To 256 MB mDDR2 CPU RAM
- Up To 512 MB Parallel NAND FLASH
- 8 MB SPI based NOR FLASH
- Integrated Power Management
- Standard SO-DIMM-200 Interface
 - 10/100 EMAC MII / RMII / MDIO
 - 2 UARTS
 - 2 McBSPs, 2 SPI, 2HPI
 - 2 USB Ports
 - Video, LCD Output
 - Camera/Video Input
 - MMC/SD
 - SATA
 - ePWM, eCAP
 - EMIFA
 - Single 3.3V Power Supply



(actual size)

APPLICATIONS

- Industrial Automation
- Industrial Instrumentation
- Embedded Control Processing
- Embedded User Interfaces
- Test and Measurement
- Medical Devices

BENEFITS

- Rapid Development / Deployment
- Multiple Connectivity and Interface Options
- Rich User Interfaces
- High System Integration
- High Level OS Support
 - Linux
 - QNX 6.4
 - Windows Embedded CE Ready
 - ThreadX Real Time OS

DESCRIPTION

The MitySOM-1808 is a highly configurable, very small form-factor processor card that features a Texas Instruments AM1808 456 MHz ARM Applications Processor, FLASH (NAND, and NOR) and mDDR2 RAM memory subsystems. The MitySOM-1808 provides a complete and flexible CPU infrastructure necessary for the most demanding embedded applications development.

The AM1808 includes an ARM926EJ-S micro-processor unit (MPU) capable of running the rich software applications programming interfaces (APIs) expected by modern system designers. The ARM architecture supports several operating systems, including Linux, QNX and Windows XP embedded. Linux drivers are available for all interfaces.



1

Critical Link, LLC www.criticallink.com



Figure 1 MitySOM-1808 Block Diagram

Figure 1 provides a top level block diagram of the MitySOM-1808 processor card. As shown in the figure, the primary interface to the MitySOM-1808 is through a standard SO-DIMM-200 card edge interface. The interface provides power, synchronous serial connectivity, and a rich set of interfaces available for application defined interfacing. Details of the SO-DIMM-200 connector interface are included in the SO-DIMM-200 Interface Description, below.

AM1808 mDDR2 Memory Interface

The AM1808 includes a dedicated DDR2 SDRAM memory interface. The MitySOM-1808 includes up to 256 MB of mDDR2 RAM integrated with the AM1808 processor. The bus interface is capable of burst transfer rates of 600 MB / second. Note that the OSCIN frequency to the AM1808 processor on the module is 24MHz.

AM1808 SPI NOR FLASH Interface

The MitySOM-1808 includes 8 MB of SPI NOR FLASH. This FLASH memory is intended to store a factory provided bootloader, and typically a compressed image of a Linux kernel for the ARM core processor.



EMIFA / NAND FLASH Interface

The Asynchronous External Memory Interface (EMIFA) interface available on the AM1808 is available on the SO-DIMM-200 connector. The EMIFA interface includes 3 chip select spaces. The EMIF interface supports multiple data width transfers and bus wait state configurations based on chip select space. 8, and 16 bit data word sizes may be used.

Up to 512 MB of on-board NAND FLASH memory is connected to the AM1808 using the EMIFA bus. The FLASH memory is 8 bits wide and is connected to the third chip select line of the EMIFA (CE1). The FLASH memory is typically used to store the following types of data:

- ARM Linux / Windows Embedded CE / QNX embedded root file-system
- runtime ARM software
- runtime application data (non-volatile storage)

AM1808 Camera and Video Interfaces

The AM1808 includes an optional video port I/O interface commonly used to drive LCD screens as well as a camera input interface. These interfaces have been routed directly to the SO-DIMM-200 connector.

Debug Interface

The JTAG signals for the AM1808 processor have been brought out to a Hirose header that is intended for use with an available Critical Link breakout adapter. This header can be removed for production units; please contact your Critical Link representative for details.

This adapter is not included with individual modules but is included with each Critical Link Development Kit that is ordered. If an adapter, Critical Link (CL) part number 80-000286, is needed please contact your Critical Link representative.

Software and Application Development Support

Users of the MitySOM-1808 are encouraged to develop applications using the MitySOM-1808 software development kit provided by Critical Link LLC. The development kit includes an implementation of an OpenEmbedded board support package providing an Angstrom based Linux distribution and compatible gcc compiler tool-chain with debugger.

Growth Options

The MitySOM-1808 has been designed to support several upgrade options. These options include various speed grades, memory configurations, and operating temperature specifications including commercial and industrial temperature ranges. The available options are listed in the section below containing ordering information. For additional ordering information and details regarding these options, or to inquire about a particular configuration not listed below, please contact a Critical Link sales representative.



ABSOLUTE MAXIMUM RATINGS

If Military/Aerospace specified cards are required, please contact the Critical Link Sales Office or unit Distributors for availability and specifications.

Maximum Supply Voltage, Vcc	3.5 V

Storage Temperature Range-65 to 80CShock, Z-Axis ± 10 gShock, X/Y-Axis ± 10 g

OPERATING CONDITIONS

0° C to 70° C
-40°C to 85°C
0 to 95%
Non-condensing
Contact Critical Link for Details

SO-DIMM-200 Interface Description

The primary interface connector for the MitySOM-1808 is the SO-DIMM card edge interface which contains 4 classes of signals:

Power (PWR)

Dedicated signals mapped to the AM1808 device (D) Dedicated signals when NAND memory is populated on the module (D*) Multi-function signals mapped to the AM1808 device (M)

Table 1 contains a summary of the MitySOM-1808 pin mapping.

Pin	Ball	Туре	I/O	Signal	Pin	Ball	Туре	I/O	Signal
1	-	PWR	I	+3.3 V in	2	-	PWR	-	+3.3 V in
3	-	PWR	I	+3.3 V in	4	-	PWR	-	+3.3 V in
5	-	PWR	-	+3.3 V in	6	-	PWR	-	+3.3 V in
7	-	PWR	I	GND	8	-	PWR	-	GND
9	-	PWR	I	GND	10	-	PWR	-	GND
11	K14	D	Ι	RESET_IN#	12	-	D	Ι	EXT_BOOT#
13	J1	D	0	SATA_TX_P	14	A4	М	I/O	GP0_7
15	J2	D	0	SATA_TX_N	16	A3	М	I/O	GP0_10
17	L1	D	Ι	SATA_RX_P	18	A2	М	I/O	GP0_11
19	L2	D	Ι	SATA_RX_N	20	A1	М	I/O	GP0_15
21	P16	D	Ι	USB0_ID	22	B4	М	I/O	GP0_6
23	P18	D	I/O	USB1_D_N	24	B1	М	I/O	GP0_14
25	P19	D	I/O	USB1_D_P	26	B2	М	I/O	GP0_12
27	N19	D	0	USB0_VBUS	28	B3	М	I/O	GP0_5
29	M18	D	I/O	USB0_D_N	30	C2	М	I/O	GP0_13
31	M19	D	I/O	USB0_D_P	32	C3	М	I/O	GP0_1
33	K18	D	0	USB0_DRVVBUS	34	C4	М	I/O	GP0_4
35	-	D	-	3V RTC Battery	36	C5	М	I/O	GP0_3
37	-	PWR	-	+3.3 V in	38	-	PWR	-	+3.3 V in
39	-	PWR	-	+3.3 V in	40	-	PWR	-	+3.3 V in





Copyright © 2013, Critical Link LLC Specifications Subject to Change

FIII DAII TYPE I/O SIGNAI FIII DAII TYPE I/O	Signal		
41 - PWR - GND 42 - PWR -	GND		
43 H17 D I/O SPI1_MISO 44 D4 M I/O	GP0_2		
45 G17 D I/O SPI1_MOSI 46 E4 M I/O	GP0_0		
47 H16 D I/O SPI1_ENA 48 F4 M I/O	 GP0_8		
49 ¹ G19 D I/O SPI1_CLK 50 D5 M I/O	GP0_9		
51 F18 M I/O SPI1 SCS[1] 52 A12 M I/O	MMCSD0 DAT[7]		
53 - D - Reserved 54 C11 M I/O	MMCSD0 DAT[6]		
55 ² G16 D I/O I2C0 SCL 56 E12 M I/O	MMCSD0 DAT[5]		
57 ² G18 D I/O I2C0 SDA 58 B11 M I/O	MMCSD0 DAT[4]		
59 F16 M I/O UART2 TXD / 60 E11 M I/O	MMCSD0 DAT[3]		
I2C1 SDA	_ []		
61 F17 M I/O UART2 RXD / 62 C10 M I/O	MMCSD0 DAT[2]		
I2C1 SCL			
63 - PWR - GND 64 - PWR -	GND		
65 F19 M O UART1 TXD 66 A11 M I/O	MMCSD0 DAT[1]		
67 E18 M I UARTI RXD 68 B10 M I/O	MMCSD0 DAT[0]		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MMCSD0_CMD		
71 D17 M I/O MDIO D 72 E9 M O	MMCSD0_CLK		
73 D19 M I MII RXCLK 74 D3 M I	MIL TXCLK		
75 C17 M I MIL RXDV 76 F3 M O	MIL TXD[3]		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MIL_TXD[2]		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MIL_TXD[2]		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MIL TXD[0]		
81 D10 M 1 MII_RAD[2] 62 15 M 0 83 C19 M I MII RXD[3] 84 C1 M 0	MIL TXEN		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	GND		
87 C18 M I MIL CRS 88 D1 M I	MIL COL		
89 C16 M I MIL RXER 90 - D -	NII_COL		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	IPP CHA START		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	VP CI KIN1		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	UPP D[15] /		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RMIL TXD[1]		
07 A15 M O EMA BA[1] 08 V16 M I/O	$\frac{\text{IPP D}[1/1]}{\text{IPP D}[1/1]}$		
77 AIS W O EWA_BA[I] 76 VIO W I/O	$\frac{D[14]}{RMII}$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	LIPP D[13] /		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RMIL TXFN		
101 D15 D* O FMA A[1] 102 W16 M I/O	LIPP D[12] /		
	RMIL RXD[1]		
103 B14 D* O EMA A[2] 104 V17 M I/O	IIPP D[11] /		
	RMIL RXD[0]		
105 D14 M O FMA A[3] 106 W17 M I/O	LIPP D[10] /		
	RMIL RXER		
107 - PWR - GND 108 - PWR -	GND		
109 A14 M O FMA A[4] 110 W18 M I/O	LIPP D[9] /		
	RMIL REF CLK		
111 C13 M O FMA A[5] 112 W19 M I/O	IPP D[8] /		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RMIL CRS DV		
113 F13 M O FMA A[6] 114 V18 M I/O	LIPP D[7]		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	UPP D[6]		
117 A13 M O EMA A[8] 118 U16 M UO	UPP CHA ENARIE		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	LIPP D[5]		
121 C12 M O EMA A[10] 122 T16 M I/O	UPP D[4]		



Pin	Ball	Туре	I/O	Signal	Pin	Ball	Туре	I/O	Signal
123	B12	M	0	EMA_A[11]	124	R18	M	I/O	UPP_D[3]
125	D13	М	0	EMA_A[12]	126	R19	М	I/O	UPP_D[2]
127	D11	М	0	EMA_A[13]	128	T15	М	I/O	UPP_CHA_WAIT
129	-	PWR	-	GND	130	-	PWR	-	GND
131	E6	D*	I/O	EMA_D[15]	132	R15	М	I/O	UPP_D[1]
133	C7	D*	I/O	EMA_D[14]	134	P17	М	I/O	UPP_D[0]
135	B6	D*	I/O	EMA_D[13]	136	U17	М	I/O	UPP_CHA_CLK
137	A6	D*	I/O	EMA_D[12]	138	J4	М	I/O	UPP_CHB_ENABLE
139	D6	D*	I/O	EMA_D[11]	140	K3	М	0	VP_CLKOUT2
141	A7	D*	I/O	EMA_D[10]	142	H3	М	Ι	VP_CLKIN2
143	D9	D*	I/O	EMA_D[9]	144	G3	М	I/O	UPP_CHB_WAIT
145	E10	D*	I/O	EMA_D[8]	146	G2	М	I/O	UPP_CHB_START
147	D7	D*	I/O	EMA_D[7]	148	G1	М	I/O	UPP_CHB_CLK
149	C6	D*	I/O	EMA_D[6]	150	W14	М	Ι	VP_CLKIN0
151	-	PWR	-	GND	152	-	PWR	-	GND
153	E7	D*	I/O	EMA_D[5]	154	P4	М	I/O	LCD_D[15]
155	B5	D*	I/O	EMA_D[4]	156	R3	М	I/O	LCD_D[14]
157	E8	D*	I/O	EMA_D[3]	158	R2	М	I/O	LCD_D[13]
159	B8	D*	I/O	EMA_D[2]	160	R1	М	I/O	LCD_D[12]
161	A8	D*	I/O	EMA_D[1]	162	T3	М	I/O	LCD_D[11]
163	C9	D*	I/O	EMA_D[0]	164	T2	М	I/O	LCD_D[10]
165	C8	М	0	EMA_WEN_DQM[0]	166	T1	М	I/O	LCD_D[9]
167	A5	М	0	EMA_WEN_DQM[1]	168	U3	М	I/O	LCD_D[8]
169	D8	М	0	EMA_SDCKE	170	U2	М	I/O	LCD_D[7]
171^{3}	B7	М	0	EMA_CLK	172	U1	М	I/O	LCD_D[6]
173	-	PWR	-	GND	174	-	PWR	-	GND
175	B9	D*	0	EMA_WE	176	G4	М	0	LCD_VSYNC
177	A9	М	0	EMA_CAS	178	H4	М	0	LCD_HSYNC
179	A16	М	0	EMA_RAS	180	V3	М	I/O	LCD_D[5]
181	B17	М	0	EMA_CS[2]	182	F1	М	0	LCD_PCLK
183	F9	М	0	EMA_CS[4]	184	V2	М	I/O	LCD_D[4]
185	B16	М	0	EMA_CS[5]	186	V1	М	I/O	LCD_D[3]
187	T17	D	0	RESET_OUT	188	W3	М	I/O	LCD_D[2]
189	J3	М	Ι	VP_CLKIN3	190	W2	М	I/O	LCD_D[1]
191	K4	М	0	VP_CLKOUT3	192	W1	М	I/O	LCD_D[0]
193	F2	М	0	LCD_MCLK	194	R5	М	0	LCD_AC_ENB_CS
195	-	PWR	-	GND	196	-	PWR	-	GND
197 ⁴	D10	М	0	EMA_A_RW	198	B 18 ⁴	D*	Ι	EMA_WAIT[0]
199 ⁴	A17	D*	0	EMA_CS[3]	200	B 19 ⁴	М	Ι	EMA_WAIT[1]

Note 1: Pin 49, SPI1_CLK, has a 100K Ohm pull-down resistor on the module

Note 2: Pins 55 and 57 have 4.70K pull-up resistors on the module

Note 3: Pin 171, EMA_CLK, has a 49.9 Ohm resistor in series with the signal on the module

Note 4: Pins 197, 198, 199 and 200 have 1.00K Ohm resistors in series with the signals on the module

The signal group description for the above pins is included in Table 2



Signal / Group	Туре	Description
3.3 V in	N/A	3.3 volt input power referenced to GND.
EXT_BOOT#	Ι	Bootstrap configuration pin. Pull low to configure booting
		from external UART1.
RESET_IN#	Ι	Manual Reset. When pulled to GND for a minimum of 1
		usec, resets the processor.
SPI1_*	I/O	Serial Peripheral Interface 1 pins.
		These pins are direct connects to the corresponding SPI1_*
		pins on the AM1808 processor. The SPI1_* function pins are
		multiplexed with other functions. These include PWM,
		Timers, UARTs, I2C0, and GPIO. For details please refer to
		the AM1808 processor specifications.
MII_*	I/O	Media Independent Interface (Ethernet) pins.
		These pins are direct connects to the corresponding MII_*
		pins on the AM1808 processor. The MII_* function pins are
		multiplexed with other functions. These include SPIO, PWM,
		Timers, UARTO, MCBSP, MCASP, and GPIO. For details
	T/O	please refer to the AM1808 processor specifications.
MDIO_DAT	I/O	MII/RMII Management Interface pins.
MDIO_CLK		The MDIO_CLK and MDIO_DAT signals are direct connects
		to the corresponding MDIO_* signals on the AM1808
		other functions. These include SDIO and Timer functions
		For details places refer to the AM1808 processor
		specifications
CD0 *	L/O	General Durnosa / multiplayed ping. These ping are direct
010_*	1/0	connects to the corresponding $GP0[*]$ pins on the $\Delta M1808$
		processor. The include support for the McASP general
		purpose I/O UART flow control and McBSP 1 For details
		please refer to the AM1808 processor specifications
SATA TX P	0	Serial ATA Controller Transmit pins.
SATA TX N	Ũ	These pins are direct connects to the corresponding
		SATA TX * pins on the AM1808 processor. For details
		please refer to the AM1808 processor specifications.
SATA_RX_P	Ι	Serial ATA Controller Receive pins.
SATA_RX_N		These pins are direct connects to the corresponding
		SATA_RX_* pins on the AM1808 processor. For details
		please refer to the AM1808 processor specifications.
GND	N/A	System Digital Ground.



Signal / Group	Туре	Description
EMA_*	I/O	EMIF-A pins. These pins are direct connects to the
		corresponding EMA_* pins on the AM1808 processor.
		Alternatively, these pins can be configured as GPIOs for
		modules that do not have NAND memory present. For details
		please refer to the AM1808 processor specifications. Note that
		pins 197, 198, 199 and 200 have 1.00K Ohm resistors in
		series with the signals on the module.
UPP_*	I/O	Universal Parallel Port pins.
		These pins are direct connects to the corresponding UPP_*
		pins on the AM1808 processor. The UPP_* function pins are
		multiplexed with other functions. These include RMII,
		VP_DIN, MMCSD1, and GPIO. For details please refer to
		the AM1808 processor specifications.
RMII *	I/O	Reduced Media Independent Interface pins.
_		These pins are direct connects to the corresponding RMII *
		pins on the AM1808 processor. The RMII_* function pins
		are multiplexed with other functions. These include UPP and
		VP DIN. For details please refer to the AM1808 processor
		specifications.
LCD_*	I/O	Liquid Crystal Display pins.
		These pins are direct connects to the corresponding LCD_*
		pins on the AM1808 processor. The LCD_* function pins are
		multiplexed with other functions. These include VP_DOUT,
		UPP, MMCSD1, and GPIO. For details please refer to the
		AM1808 processor specifications.
VP_*	I/O	Video Port In/Out.
		These pins are direct connects to the corresponding VP_* pins
		on the AM1808 processor. The VP_* function pins are
		multiplexed with other functions. These include UPP,
		MMCSD1, and GPIO. For details please refer to the AM1808
		processor specifications.
RESET_OUT	I/O	Reset Output pin.
		This pin is a direct connect to the RESET_OUT pin on the
		AM1808 processor. This pin can also be configured as a
		GPIO. For details please refer to the AM1808 processor
		specifications.
USB0_*,	I/O	Universal Serial Bus 0 / 1 pins.
USB1_*		These pins are direct connects to the corresponding USB_*
		pins on the AM1808 processor. For details please refer to the
		AM1808 processor specifications.



DEBUG INTERFACE

Below is the pin-out for the Hirose 31 pin header (DF9-31P-1V(32)) that interfaces with an available adapter board, CL part number 80-000286, to debug the AM1808.

Debug Interface Connector Description (J2)

Table 5 ANTIOUS HIPOSe Connector							
Pin	I/O	Signal	Pin	I/O	Signal		
1	-	GND	2	0	OMAP EMU1		
3	-	GND	4	0	OMAP EMU0		
5	-	GND	6	Ι	OMAP TCK		
7	-	GND	8	0	OMAP RTCK		
9	-	GND	10	0	OMAP TDO		
11	-	GND	12	-	OMAP VCC / 3.3V		
13	-	GND	14	Ι	OMAP TDI		
15	-	GND	16	Ι	OMAP TRST		
17	-	GND	18	Ι	OMAP TMS		
19	-	GND	20	-	GND		
21	-	GND	22	NC	FPGA VREF / VCCAUX		
23	-	GND	24	NC	FPGA TMS		
25	-	GND	26	NC	FPGA TCK		
27	-	GND	28	NC	FPGA TDO		
29	-	GND	30	NC	FPGA TDI		
31	-	GND					



ELECTRICAL CHARACTERISTICS

Table 4: Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
V33	Voltage supply, 3.3 volt input.		3.2	3.3	3.4	Volts		
I33	Quiescent Current draw, 3.3 volt input		170	230	250	mA		
I33-max	Max current draw, positive 3.3 volt input.			300	TBS	mA		
FCPU	CPU internal clock Frequency (PLL output)		25	300	456	MHz		
FEMIF	EMIF bus frequency		-	100	-	MHz		
	 Power utilization of the MitySOM-1808 is heavily dependant on end-user application. Major factors include: ARM CPU PLL configuration, and external DDR2 RAM utilization. 							

ORDERING INFORMATION

The following table lists the standard module configurations. For shipping status, availability, and lead time of these or other configurations please contact your Critical Link representative.

Table 5: Standard Model Numbers					
Model ARM Speed NOR Flash NAND Flash RAI					Operating Temp
1808-FX-225-RC	456 MHz	8MB	256MB	128MB	0° C to 70° C
1808-DX-225-RI	375 MHz	8MB	256MB	128MB	-40°C to 85° C



MECHANICAL INTERFACE

A mechanical outline of the MitySOM-1808 is illustrated in Figure 2, below.



Figure 2 MitySOM-1808 Mechanical Outline

REVISION HISTORY

Date	Change Description
7-JAN-2011	Initial Release
11-FEB-2011	Update DDR Speed to support 150 MHz clocking.
12-JUL-2011	Update NAND to indicate 8 bit data width. Update block
	diagram accordingly.
11-DEC-2012	Update Debug Header information, added MIL-STD-810F and
	Up To notation for RAM and NAND
27-MAR-2013	Added AM1808 processor pins with notes about on module
	resistors for specific pins as well as the OSCIN frequency.
5-MAR-2014	Update MitySOM product name.

