

## 阅读申明


- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



## USB - FPGA MODULE



### APPLICATIONS:

- Rapid Prototyping
- Educational Tool
- Industrial/Process Control

### FEATURES:

- Built-In Configuration Loader—Writes Bit File Directly to SPI Flash via Full-Speed USB Interface
- 40 I/O Channels: 27 Input/Output; 13 Input Only
- Xilinx XC3S250E-4TQ144 FPGA
- On-Board 128K x 8, 70nS SRAM
- USB Port Powered
- USB 1.1 and 2.0 Compatible Interface
- Small Footprint: 2.8 x 1.-Inch PCB
- Standard 50-Pin, 0.9-Inch DIP Interface

## 1.0 INTRODUCTION

The DLP-FPGA Module is a low-cost, compact prototyping module that can be used for rapid proof of concept or for educational environments. The module is based on the Xilinx Spartan 3E and Future Technology Devices International's FT2232D Dual-Channel USB IC. Used by itself or with the optional 200-page training manual, the DLP-FPGA provides both the beginner as well as the experienced engineer with a rapid path to developing FPGA-based designs. When combined with the free WebPACK™ Tools from Xilinx, this module is more than sufficient for creating anything from basic logical functions to a highly complex system controller.

As a bonus feature, one channel of the dual-channel USB interface is used to load user bit files directly to the SPI Flash—no external programmer is required. This represents a savings of as much as \$200 in that no additional programming cable is required for configuring the FPGA. All that is needed to load bit files to the DLP-FPGA is a Windows software utility (free with purchase), a Windows PC and a USB cable. The module can also be programmed from within the Xilinx ISE tool environment using a Xilinx programming cable (purchased separately).

The DLP-FPGA is fully compatible with the free ISE™ WebPACK™ tools from Xilinx. ISE WebPACK offers the ideal development environment for FPGA designs with HDL synthesis and simulation, implementation, device fitting and JTAG programming.

The DLP-FPGA has on-board voltage regulators that generate all required power supply voltages from a single 5-volt source. Power for the module can be taken from either the host USB port or from a user-supplied, external 5-volt power supply.

Connection to user electronics is made via a 50-pin, 0.9-inch wide, industry-standard 0.025 square inch post DIP header. Other on-board features include a 128K x 8 static RAM IC for user projects, and both JTAG and SPI Flash interface ports for connection to Xilinx programming tools.


## 2.0 FPGA SPECIFICATIONS

The FPGA device used on the DLP-FPGA is the Xilinx Spartan 3E: XC3S250E-4TQ144.

- Part Number: XC3S250E
- System Gates: 250K
- Equivalent Logic Cells: 5,508
  
- CLB Array
  - Rows: 34
  - Columns: 26
  - Total CLB's: 612
  - Total Slices: 2,448
  
- Distributed RAM Bits: 38K
- Block RAM Bits: 216K
- Dedicated Multipliers: 12
- DCM's: 4

### 3.0 BITLOADAPP SOFTWARE

Windows software is provided for use with the DLP-FPGA that will load an FPGA configuration (.bit) file directly to the SPI Flash device via the USB interface. This app (shown below) will allow the user to erase the flash, verify the erasure and then program and verify the flash:



### 4.0 JTAG INTERFACE

The easiest way to load an FPGA configuration (bit file) to the FPGA is to run the BitLoadApp software, then select and program a file from the local hard drive directly to the SPI flash. Once written to the SPI flash, the configuration will load to the FPGA and execute. Alternatively, a traditional JTAG header location is provided on the DLP-FPGA giving the user access to the pins on the FPGA required by the development tools. (Refer to the schematic at the end of this datasheet for details.)

### 5.0 EEPROM SETUP / MPROG

The DLP-FPGA has a dual-channel USB interface to the host PC. Channel A is used exclusively to load an FPGA configuration (bit file) to the SPI flash. This configuration data is automatically transferred to the FPGA when power is applied to the module. Channel B is used for communication between the FPGA and host PC at run time. A 93C56B EEPROM connected to the USB interface IC is used to store the setup for the two channels. The parameters stored in the EEPROM include the Vendor ID (VID), Product ID (PID), Serial Number, Description String, driver selection (VCP or D2XX) and port type (UART serial or FIFO parallel).

As mentioned above, Channel A is used exclusively for loading the FPGA's configuration to the SPI flash, and Channel B is used for communication between the host PC and the DLP-FPGA. As such, the D2XX drivers and FIFO mode must be selected in the EEPROM for Channel A. Channel B must use the FIFO mode, but can use either the VCP or D2XX drivers. The VCP drivers make the DLP-FPGA appear as an RS232 port to the host app. The D2XX drivers provide faster throughput, but require working with a .lib or .dll library in the host app.

The operational modes and other EEPROM selections are written to the EEPROM using the MPROG utility. This utility and its manual are available for download from the bottom of the page at [www.dlpdesign.com](http://www.dlpdesign.com).

## 6.0 TEST BIT FILE

A test file is provided as a download from the DLP Design website that provides rudimentary access to the I/O features of the DLP-FPGA.

The following features are provided:

- Ping
- Read the High/Low State of the Input-Only Pins
- Drive I/O Pins High/Low or Read their High/Low State
- Simple Loopback on Channel B
- Simple Read/Write of Each Address in the SRAM

This bit file is available from the DLP-FPGA's download page.

## 7.0 USB DRIVERS

USB drivers for the following operating systems are available for download from the DLP Design website at <http://www.dlpdesign.com>:


|                            |                |
|----------------------------|----------------|
| <b>Windows XP x64</b>      | <b>Mac OSX</b> |
| <b>Windows Server 2003</b> | <b>Mac OS9</b> |
| <b>Windows 2000</b>        | <b>Mac OS8</b> |
| <b>Windows 98, ME</b>      | <b>Linux</b>   |

### Notes:

1. The bit file load utility only runs on the Windows platforms.
2. The bit file load utility requires the use of USB channel A, and channel A is dedicated to this function.
3. If you are using the dual-mode drivers from FTDI (CDM2.02.04) and wish to use the Virtual COM Port (VCP) drivers for Channel B communications, then it may be necessary to disable the D2XX drivers first via Device Manager. To do so, right click on the Channel B entry under USB Controllers that appears when the DLP-FPGA is connected, select Properties, select the Advanced tab, check the option for "Load VCP" and click OK. Once you unplug and then replug the DLP-FPGA, a COM port should appear in Device Manager under Ports (COM & LPT).

## 8.0 USING THE DLP-FPGA

Select a power source via Header Pins 23 and 24, and connect the DLP-FPGA to the PC to initiate the loading of USB drivers. The easiest way to do this is to connect Pins 23 and 24 to each other. This will result in operational power being taken from the host PC. Once the drivers are loaded, the DLP-FPGA is ready for use.




## TABLE 1

| NN (dec)*             | NN (hex)*           | Name                                                                     | FPGA Pin   | JP2 Pin          |
|-----------------------|---------------------|--------------------------------------------------------------------------|------------|------------------|
| 0                     | 0                   | user_io(0)                                                               | U5 Pin 58  | JP2 Pin 2        |
| 1                     | 1                   | user_io(1)                                                               | U5 Pin 59  | JP2 Pin 4        |
| 2                     | 2                   | user_io(2)                                                               | U5 Pin 93  | JP2 Pin 5        |
| 3                     | 3                   | user_io(3)                                                               | U5 Pin 94  | JP2 Pin 6        |
| 4                     | 4                   | user_io(4)                                                               | U5 Pin 96  | JP2 Pin 7        |
| 5                     | 5                   | user_io(5)                                                               | U5 Pin 97  | JP2 Pin 8        |
| 6                     | 6                   | user_io(6)                                                               | U5 Pin 103 | JP2 Pin 9        |
| 7                     | 7                   | user_io(7)                                                               | U5 Pin 104 | JP2 Pin 10       |
| 8                     | 8                   | user_io(8)                                                               | U5 Pin 105 | JP2 Pin 12       |
| 9                     | 9                   | user_io(9)                                                               | U5 Pin 106 | JP2 Pin 13       |
| 10                    | A                   | user_io(10)                                                              | U5 Pin 112 | JP2 Pin 14       |
| 11                    | B                   | user_io(11)                                                              | U5 Pin 113 | JP2 Pin 15       |
| 12                    | C                   | user_io(12)                                                              | U5 Pin 116 | JP2 Pin 16       |
| 13                    | D                   | user_io(13)                                                              | U5 Pin 117 | JP2 Pin 17       |
| 14                    | E                   | user_in(14) [INPUT ONLY!]                                                | U5 Pin 119 | JP2 Pin 18       |
| 15                    | F                   | user_in(15) [INPUT ONLY!]                                                | U5 Pin 120 | JP2 Pin 19       |
| 16                    | 10                  | user_io(16)                                                              | U5 Pin 122 | JP2 Pin 20       |
| 17                    | 11                  | user_io(17)                                                              | U5 Pin 123 | JP2 Pin 21       |
| 18                    | 12                  | user_io(18)                                                              | U5 Pin 124 | JP2 Pin 22       |
| 19                    | 13                  | user_io(19)                                                              | U5 Pin 125 | JP2 Pin 27       |
| 20                    | 14                  | user_io(20)                                                              | U5 Pin 126 | JP2 Pin 29       |
| 21                    | 15                  | user_io(21)                                                              | U5 Pin 130 | JP2 Pin 30       |
| 22                    | 16                  | user_io(22)                                                              | U5 Pin 131 | JP2 Pin 31       |
| 23                    | 17                  | user_io(23)                                                              | U5 Pin 132 | JP2 Pin 32       |
| 24                    | 18                  | user_io(24)                                                              | U5 Pin 134 | JP2 Pin 33       |
| 25                    | 19                  | user_io(25)                                                              | U5 Pin 135 | JP2 Pin 34       |
| 26                    | 1A                  | user_io(26)                                                              | U5 Pin 139 | JP2 Pin 35       |
| 27                    | 1B                  | user_io(27)                                                              | U5 Pin 140 | JP2 Pin 36       |
| 28                    | 1C                  | user_io(28)                                                              | U5 Pin 142 | JP2 Pin 37       |
| 30                    | 1E                  | user_in(0)                                                               | U5 Pin 10  | JP2 Pin 49       |
| 31                    | 1F                  | user_in(1)                                                               | U5 Pin 12  | JP2 Pin 48       |
| 32                    | 20                  | user_in(2)                                                               | U5 Pin 29  | JP2 Pin 47       |
| 33                    | 21                  | user_in(3)                                                               | U5 Pin 31  | JP2 Pin 46       |
| 34                    | 22                  | user_in(4)                                                               | U5 Pin 36  | JP2 Pin 45       |
| 35                    | 23                  | user_in(5)                                                               | U5 Pin 38  | JP2 Pin 44       |
| 36                    | 24                  | user_in(6)                                                               | U5 Pin 41  | JP2 Pin 43       |
| 37                    | 25                  | user_in(7)                                                               | U5 Pin 47  | JP2 Pin 42       |
| 38                    | 26                  | user_in(8)                                                               | U5 Pin 48  | JP2 Pin 41       |
| 39                    | 27                  | user_in(9)                                                               | U5 Pin 66  | JP2 Pin 39       |
| 40                    | 28                  | user_in(10)                                                              | U5 Pin 69  | JP2 Pin 38       |
| Read: 29,<br>>40      | Read: 1D,<br>>29    | Returns Read Pin Error E4                                                | n/a        | n/a              |
| Write: 14,<br>15, >30 | Write: E, F,<br>>1E | Returns Write Pin Error E2 for Pin Clear (low), or E3 for Pin Set (high) | n/a        | n/a              |
|                       |                     | Ground                                                                   |            | 1,11,25,26,40,50 |
|                       |                     | FPGA_RESET                                                               | 128        | 3                |
|                       |                     | 5VIN – Module power source                                               |            | 23               |
|                       |                     | PORTVCC – Power from Host PC                                             |            | 24               |
|                       |                     | VCCSW – 5V power after host enumerates the USB port                      |            | 28               |

\***Note:** This is the I/O number for use with the Test Bit File described in Section 7.

# 9.0 MECHANICAL DIMENSIONS IN INCHES (MM)





## 10.0 DISCLAIMER

© DLP Design, Inc., 2007 - 2014

Neither the whole nor any part of the information contained herein nor the product described in this manual may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder.

This product and its documentation are supplied on an as-is basis, and no warranty as to their suitability for any particular purpose is either made or implied. DLP Design, Inc. will not accept any claim for damages whatsoever arising as a result of the use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device, or system in which the failure of the product might reasonably be expected to result in personal injury.


This document provides preliminary information that may be subject to change without notice.

## 11.0 CONTACT INFORMATION

DLP Design, Inc.  
1605 Roma Lane  
Allen, TX 75013

Phone: 469-964-8027  
Fax: 415-901-4859


Email Sales: [sales@dlpdesign.com](mailto:sales@dlpdesign.com)  
Email Support: [support@dlpdesign.com](mailto:support@dlpdesign.com)  
Website URL: <http://www.dlpdesign.com>



CONN PCB 25X2


|    |    |           |    |    |           |
|----|----|-----------|----|----|-----------|
| 1  | 50 | USER_IN0  | 1  | 50 | USER_IN0  |
| 2  | 49 | USER_IN1  | 2  | 49 | USER_IN1  |
| 3  | 48 | USER_IN2  | 3  | 48 | USER_IN2  |
| 4  | 47 | USER_IN3  | 4  | 47 | USER_IN3  |
| 5  | 46 | USER_IN4  | 5  | 46 | USER_IN4  |
| 6  | 45 | USER_IN5  | 6  | 45 | USER_IN5  |
| 7  | 44 | USER_IN6  | 7  | 44 | USER_IN6  |
| 8  | 43 | USER_IN7  | 8  | 43 | USER_IN7  |
| 9  | 42 | USER_IN8  | 9  | 42 | USER_IN8  |
| 10 | 41 | USER_IN9  | 10 | 41 | USER_IN9  |
| 11 | 40 | USER_IN10 | 11 | 40 | USER_IN10 |
| 12 | 39 | USER_IN11 | 12 | 39 | USER_IN11 |
| 13 | 38 | USER_IN12 | 13 | 38 | USER_IN12 |
| 14 | 37 | USER_IN13 | 14 | 37 | USER_IN13 |
| 15 | 36 | USER_IN14 | 15 | 36 | USER_IN14 |
| 16 | 35 | USER_IN15 | 16 | 35 | USER_IN15 |
| 17 | 34 | USER_IN16 | 17 | 34 | USER_IN16 |
| 18 | 33 | USER_IN17 | 18 | 33 | USER_IN17 |
| 19 | 32 | USER_IN18 | 19 | 32 | USER_IN18 |
| 20 | 31 | USER_IN19 | 20 | 31 | USER_IN19 |
| 21 | 30 | USER_IN20 | 21 | 30 | USER_IN20 |
| 22 | 29 | USER_IN21 | 22 | 29 | USER_IN21 |
| 23 | 28 | USER_IN22 | 23 | 28 | USER_IN22 |
| 24 | 27 | USER_IN23 | 24 | 27 | USER_IN23 |
| 25 | 26 | USER_IN24 | 25 | 26 | USER_IN24 |
| 26 | 25 | USER_IN25 | 26 | 25 | USER_IN25 |
| 27 | 24 | USER_IN26 | 27 | 24 | USER_IN26 |
| 28 | 23 | USER_IN27 | 28 | 23 | USER_IN27 |
| 29 | 22 | USER_IN28 | 29 | 22 | USER_IN28 |
| 30 | 21 | USER_IN29 | 30 | 21 | USER_IN29 |
| 31 | 20 | USER_IN30 | 31 | 20 | USER_IN30 |
| 32 | 19 | USER_IN31 | 32 | 19 | USER_IN31 |
| 33 | 18 | USER_IN32 | 33 | 18 | USER_IN32 |
| 34 | 17 | USER_IN33 | 34 | 17 | USER_IN33 |
| 35 | 16 | USER_IN34 | 35 | 16 | USER_IN34 |
| 36 | 15 | USER_IN35 | 36 | 15 | USER_IN35 |
| 37 | 14 | USER_IN36 | 37 | 14 | USER_IN36 |
| 38 | 13 | USER_IN37 | 38 | 13 | USER_IN37 |
| 39 | 12 | USER_IN38 | 39 | 12 | USER_IN38 |
| 40 | 11 | USER_IN39 | 40 | 11 | USER_IN39 |
| 41 | 10 | USER_IN40 | 41 | 10 | USER_IN40 |
| 42 | 9  | USER_IN41 | 42 | 9  | USER_IN41 |
| 43 | 8  | USER_IN42 | 43 | 8  | USER_IN42 |
| 44 | 7  | USER_IN43 | 44 | 7  | USER_IN43 |
| 45 | 6  | USER_IN44 | 45 | 6  | USER_IN44 |
| 46 | 5  | USER_IN45 | 46 | 5  | USER_IN45 |
| 47 | 4  | USER_IN46 | 47 | 4  | USER_IN46 |
| 48 | 3  | USER_IN47 | 48 | 3  | USER_IN47 |
| 49 | 2  | USER_IN48 | 49 | 2  | USER_IN48 |
| 50 | 1  | USER_IN49 | 50 | 1  | USER_IN49 |

SRAM, 128K x 8



C6E2128DV30LL-7021/TSOP92


U5




2V5 3V3X

VCCSW


3.3V REGULATOR  
200mA Maximum




2.5V REGULATOR  
200mA Maximum



1.2V REGULATOR  
1-5A Maximum



DLP-FPGA  
Page 2



C6E2128DV30LL-7021/TSOP92

U5



2V5 3V3X

VCCSW

3.3V REGULATOR  
200mA Maximum



2.5V REGULATOR  
200mA Maximum



1.2V REGULATOR  
1-5A Maximum



DLP-FPGA  
Page 2