## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .













Folder Now Documents

bq2961, bq2962

#### SLUSBU5D - NOVEMBER 2013 - REVISED JANUARY 2017

# bq296xxx Overvoltage Protection for 2-Series, 3-Series, and 4-Series Cell Li-Ion Batteries with Regulated Output Supply

#### 1 Features

- 2-Series, 3-Series, and 4-Series Cell Overvoltage Protection (OVP)
- Fixed Delay Timer to Trigger FET Drive Output (3-s, 4-s, 5.5-s or 6.5-s Options)
- Factory Programmed OVP Threshold (Threshold Range 3.85 V to 4.6 V)
- Output Options: Active High
- High-Accuracy Overvoltage Protection: ±10 mV
- Regulated Supply Output With Self-Disable and/or External Enable/Disable Control
  - Options: 3.3-V, 2.5-V, and 1.8-V (bq2960, bq2961)
  - Options: 3.3-V, 3.15-V, 3.0-V (bq2962)
- Low Power Consumption I<sub>CC</sub> ≈ 4 μA (V<sub>CELL(ALL)</sub> < V<sub>PROTECT</sub>)
- Extra Low Power Consumption With REG Output Disabled, I<sub>CC</sub> ~ 1.2 μA
- Low Leakage Current Per Cell Input < 100 nA</li>
- Small Package Footprint
  - 8-Pin WSON (2 mm x 2 mm)

## 2 Applications

- Notebook PC
- Ultrabooks
- Medical
- UPS Battery Backup

## 3 Description

The bq296xxx family is a high accuracy, low power overvoltage protector with a 1-mA regulated output supply for Li-lon battery pack applications.

Each cell in a 2-series to 4-series cell stack is individually monitored for an overvoltage condition. An internally fixed-delay timer is initiated upon detection of an overvoltage condition on any cell; upon expiration of the delay timer, an output pin is triggered into an active state to indicate that an overvoltage condition has occurred.


The regulated output supply delivers up to 1-mA (max) output current to drive always-on circuits, such as a real-time clock (RTC) oscillator. The bq296xxx family has a self-disable function to turn off the regulated output if any cell voltage falls below a certain threshold, thereby preventing drain on the battery, and provides an external control to enable or disable the regulated output.


#### Device Information<sup>(1)(2)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq2960		
bq2961	WSON (8)	2.00 mm × 2.00 mm
bq2962		

- (1) For all available packages, see the orderable addendum at the end of the datasheet.
- (2) The bq2960 is a 2-S to 3-S device. The bq2961 and bq2962 are 2-S to 4-S devices.

#### Simplified Schematic





Copyright © 2017, Texas Instruments Incorporated



## **Table of Contents**

2 Applications18.4 Device Functional Modes3 Description19 Application and Implements4 Revision History29.1 Application Information5 Device Comparison Table49.2 Typical Application	
3Description19Application and Implementa4Revision History29.1 Application Information5Device Comparison Table49.2 Typical Application	
4 Revision History	ation 18
5 Device Comparison Table 4 9.2 Typical Application	18
40 Barray Complete Barray and	
6 Pin Configuration and Functions 5 10 Power Supply Recommend	ations 22
7 Specifications	22
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions 6 12 Device and Documentation	Support 23
7.4 Thermal Information	= =
7.5 Electrical Characteristics	2;
7.6 Typical Characteristics 9 12.3 Trademarks	2:
8 Detailed Description	aution23
8.1 Overview	23
8.2 Functional Block Diagram	

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision C (October 2016) to Revision D	Page
•	Changed device label from "bq2960xy" to "bq2960" and changed device label from "bq2961xy" to "bq2961/bq2962 in the Simplified Schematic	
•	Separated bq2961 and bq2962 device options into two tables	4
•	Removed bq296100 preview status. Added bq296215, bq296216, bq296217 device spins to Device Comparison Table	4
•	Extended IDD test condition from $(V_n-V_{n-1})=3.8V$ to $(V_n-V_{n-1})=2V$ to 4.15V	<mark>7</mark>
•	Added VOUT TYP and MAX specification	<mark>7</mark>
•	Added VREG specification at 500 µA load. Was only specified with 0~1mA range before	8
•	Extended IREG MAX specification to 2mA, was 1mA before	8
•	Changed device label from "bq2960xy" "bq2960" in Application Schematic	15
•	Corrected REG capaitor to 0.47uF in the current consumption test circuit, was 0.1uF.	17
•	Changed device label from "bq2961xy" to "bq2961/bq2962" in reference schematic. Updated figure title to "bq2961 and bq2962 schematic", was "bq2961 schematic" before	
•	Changed device label from "bq2960xy" to "bq2960" in reference schematic	21
•	Changed device label from "bq2961xy" to "bq2961/bq2962". Updated figure title to bq2961 and bq2962 schematic	22
•	Added Receiving Notification of Documentation Updates section	23

C	nanges from Revision B (May 2016) to Revision C	Page
•	Added bq2962 REG options	1
•	Changed Part number to bq2960, bq2961, bq2962 to identify each spin family throughout the datasheet	1
•	Added bq296202, bq296203, bq296212, bq296213	4
•	Added bq2962 pinout	5
•	Added bq2962 device to Recommened Operating Conditions	6
•	Extended bq2962 VREG full range condition from 0mA to 2mA, was 0mA to 1mA before	8
•	Added bq2962 regulator programmable option	11
•	Changed figure title to apply to bq2962 family	19

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated

#### www.ti.com

•	Changed figure title to apply to bq2962	22
C	changes from Revision A (January 2016) to Revision B	Page
•	Added bq296114 to Device Comparison Table.	4
C	changes from Original (November 2013) to Revision A	Page
•	Changed the device listing in the data sheet header information to: bq2961	1
•	Changed bq296106, '107, '111 From: Preview To: Released status	4
•	Added bq296112 to Device Comparison Table	4
•	Added bq296113 to Device Comparison Table	4
•		



## 5 Device Comparison Table

Table 1. bq2962 Device Options

bq2962	OVP (V)	OVP DELAY (s)	UV (V)	LDO (V)
bq296202	4.45	6.5	2.5	3.3
bq296203	4.50	6.5	2.5	3.3
bq296212	4.50	3.0	2.5	3.3
bq296213	4.35	3.0	2.5	3.3
bq296215 <sup>(1)</sup>	4.50	6.5	2.5	3.0
bq296216	4.55	6.5	2.5	3.0
bq296217	4.55	6.5	2.8	3.3
bq2962	3.85V - 4.60V (50mV step)	3.0, 4.0, 5.5, 6.5	2.0V - 2.8V (50mV step)	3, 3.15, 3.3

<sup>(1)</sup> Product Preview only

Table 2. bq2961 Device Options

bq2961	OVP (V)	OVP DELAY (s)	UV (V)	LDO (V)
bq296100	4.35	6.5	2.5	3.3
bq296101 <sup>(1)</sup>	4.40	6.5	2.5	3.3
bq296102 <sup>(1)</sup>	4.45	6.5	2.5	3.3
bq296103	4.50	6.5	2.5	3.3
bq296104 <sup>(1)</sup>	4.35	6.5	2.8	3.3
bq296105 <sup>(1)</sup>	4.40	6.5	2.8	3.3
bq296106	4.45	6.5	2.8	3.3
bq296107	4.50	6.5	2.8	3.3
bq296108 <sup>(1)</sup>	4.50	6.5	2.4	3.3
bq296109 <sup>(1)</sup>	4.325	3.0	2.5	3.3
bq296110 <sup>(1)</sup>	4.45	3.0	2.5	3.3
bq296111	4.45	4.0	2.5	3.3
bq296112	4.50	3.0	2.5	3.3
bq296113	4.35	3.0	2.5	3.3
bq296114	4.50	4.0	2.5	3.3
bq2961	3.85V - 4.60V (50mV step)	3.0, 4.0, 5.5, 6.5	2.0V - 2.8V (50mV step)	1.8, 2.5, 3.3

<sup>(1)</sup> Product Preview only


Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated




## 6 Pin Configuration and Functions


2s-to-3s bq2960 (Top View)



2s-to-4s bq2962 (Top View)



## 2s-to-4s bq2961 (Top View)



#### **Pin Functions**

	PIN			TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	bq2960	bq2961	bq2962	IYPE	DESCRIPTION		
OUT	8	8	7	OA	Analog Output drive for overvoltage fault signal, CMOS Output High or Open Drain Active Low.		
PWPD	9	9	9	Р	TI recommends connecting the exposed pad to VSS on PCB.		
REG	7	7	8	OA	Regulated Supply Output. Requires an external ceramic capacitor for stability.		
REG_EN	5	_	_	IA	Regulated Supply Output Enable. A "high" to enable REG output and "low" to disable REG output.		
V1	4	5	5	IA	Sense input for positive voltage of the lowest cell from the bottom of the stack.		
V2	3	4	4	IA	Sense input for positive voltage of the second cell from the bottom of the stack.		
V3	2	3	3	IA	Sense input for positive voltage of the third cell from the bottom of the stack.		
V4	_	2	2	IA	Sense input for positive voltage of the fourth cell from the bottom of the stack.		
VDD	1	1	1	Р	Power supply input		
VSS	6	6	6	Р	Electrically connected to integrated circuit ground and negative terminal of the lowest cell in the stack.		

(1) IA = Analog input, OA = Analog Output, P = Power connection



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	VDD - VSS	-0.3	30	
	V4 - V3, V3 - V2, V2 - V1, V1 - VSS	-0.3	30	
Input voltage	REG – VSS	-0.3	3.6	V
	REG_EN - VSS	-0.3	28	
Output voltage	OUT - VSS	-0.3	30	
Continuous total power dissipation, P <sub>TOT</sub>		See Thermal Information.		
Lead temperature (soldering, 10 s), T <sub>SOLDER</sub>		300	300	°C
Storage temperature,T <sub>stg</sub>		-65	150	ô

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Procedures. Exposure to absolute-maximum—rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	V	
V(ESD)	V <sub>(Fob)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM MAX	UNIT
	Supply voltage, V <sub>DD</sub> <sup>(1)</sup> , bq2960	3	15	
Supply voltage, V <sub>DD</sub> <sup>(1)</sup>	Supply voltage, V <sub>DD</sub> <sup>(1)</sup> , bq2961, bq2962	3	20	V
<b>V</b> DD	Supply voltage, V <sub>DD</sub> with REG output on	4		
Input voltage	$V_n - V_{n-1}$ , $V1 - VSS$	0	5	V
range	REG_EN	0	15	V
Operating ambier	nt temperature range, T <sub>A</sub>	-40	110	°C

<sup>(1)</sup> See Typical Application.

#### 7.4 Thermal Information

		bq2960xy	
	THERMAL METRIC <sup>(1)</sup>	DSG (WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	62	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	72	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	33	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case(bottom) thermal resistance	10	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: bq2961 bq2962

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.5 Electrical Characteristics

Typical values stated where  $T_A$  = 25°C and VDD = 14.4 V, MIN/MAX values stated where  $T_A$  = -40°C to +110°C, and  $V_{DD}$  = 3 V to 15 V (unless otherwise noted).

P	ARAMETER	TEST CONDITIONS	S	MIN	TYP	MAX	UNIT
Voltage Pr	otection Thresholds						
V <sub>OV</sub>	V <sub>(PROTECT)</sub> Overvoltage Detection	$R_{IN} = 1 \text{ k}\Omega$			Voltage: 3 50 mV ste		V
$V_{HYS}$	OV Detection Hysteresis			250	300	400	mV
V <sub>OA</sub>	OV Detection Accuracy	T <sub>A</sub> = 25°C		-10		10	mV
		$T_A = -40$ °C		-40		40	mV
	OV Detection	$T_A = 0$ °C		-20		20	mV
$V_{OADRIFT}$	Accuracy Across	T <sub>A</sub> = 60°C		-24		24	mV
	Temperature	T <sub>A</sub> = 110°C		-54		54	mV
		T <sub>A</sub> = 110°C		-54		54	mV
Supply and	d Leakage Current					l	
_	Supply Current with	$(V_n - V_{n-1}) = 2 \text{ V to } 4.15 \text{ V, } n = 1 \text{ to } 4,$	$T_A = 0$ °C to $60$ °C		4	6	μΑ
I <sub>DD</sub>	REG on	$VDD = top V_n voltage$ $(V1 - V_{SS}) > V_{UVREG}$ , $I_{REG} = 0 mA$ ,	$T_A = -40^{\circ}\text{C to } 110^{\circ}\text{C}$			8	μΑ
	Supply Current with	$(V_n - V_{n-1}) = 2 \text{ V to } 4.15 \text{ V, } n = 1 \text{ to } 4,$	$T_A = 0$ °C to $60$ °C		1	2	μΑ
I <sub>DD</sub>	REG off	$VDD = top V_n voltage$ $(V1 - V_{SS}) < V_{UVREG}$	$T_A = -40^{\circ}C \text{ to } 110^{\circ}C$			4	μΑ
I <sub>IN</sub>	Input Current at V <sub>x</sub> Pins	$(V_n - V_{n-1}) = (V1 - V_{SS}) = 3.8 \text{ V}, \text{ VDD} = \text{to}$ 25°C	op $V_n$ voltage, $T_A =$	-0.1		0.1	μΑ
Output Dri	ve OUT, CMOS Active	High		<del>'</del>			
		$(V_n - V_{n-1})$ or $(V1 - V_{SS}) > V_{OV}$ , $I_{OH} = 100$ voltage	$\mu A$ , $VDD = top V_n$	6	7	8	V
V <sub>OUT</sub>	Output Drive Voltage, Active High	If three of four cells are short circuited, on powered and $> V_{OV}$ , VDD = $V_n$ (the remail = 100 $\mu$ A			VDD - 0.3		V
		$(V_n - V_{n-1})$ and $(V1 - V_{SS}) < V_{OV}$ , $VDD = s$ voltage, $I_{OL} = 100 \mu A$ measured into OUT			250	400	mV
I <sub>OUTH</sub>	OUT Source Current (during OV)	$(V_n - V_{n-1})$ , $(V3 - V2)$ , or $(V1 - V_{SS}) > V_{OV}$ voltage, forced OUT = 0 V, measured out of OUT				4.5	mA
I <sub>OUTL</sub>	OUT Sink Current (no OV)	$(V_n - V_{n-1})$ and $(V1 - V_{SS}) < V_{OV}$ , $VDD = t$ OUT = VDD, measured into OUT pin. Pull $k\Omega$ to VDD	$V_n$ voltage, forced l-up resistor $R_{PU} = 5$	0.5		14	mA
Internal Fix	ced Delay Timer						
		Internal Fixed Delay, 3 second delay option	on	2.4	3	3.6	S
	OV Delay Time <sup>(1)</sup>	Internal Fixed Delay, 4 second delay option	on	3.2	4	4.8	s
t <sub>DELAY</sub>	Ov Delay Time "	Internal Fixed Delay, 5.5 second delay op	tion	4.4	5.5	6.6	S
		Internal Fixed Delay, 6.5 second delay op	tion	5.2	6.5	7.8	S
t <sub>DELAY_CTM</sub>	Fault Detection Delay Time in Test Mode OV Delay Time	Internal Fixed delay			15		ms

<sup>(1)</sup> Specified by design. Not 100% tested in production.



## **Electrical Characteristics (continued)**

Typical values stated where  $T_A = 25^{\circ}C$  and VDD = 14.4 V, MIN/MAX values stated where  $T_A = -40^{\circ}C$  to +110°C, and  $V_{DD} = 3$  V to 15 V (unless otherwise noted).


F	ARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
Regulated	Supply Output, REG						
			V <sub>REG</sub> = 3.3 V , bq2960, bq2961, bq2962	3.234	3.300	3.366	
			V <sub>REG</sub> = 3.15 V , bq2962	3.087	3.150	3.213	
$V_{REG}$	REG Supply at 500 µA load	VDD $\geq$ 4 V, I <sub>REG</sub> = 500 $\mu$ A, C <sub>REG</sub> = 0.47 $\mu$ F	V <sub>REG</sub> = 3.0 V , bq2962	2.940	3.000	3.060	V
			V <sub>REG</sub> = 2.5 V , bq2960, bq2961	2.450	2.500	2.550	
			V <sub>REG</sub> = 1.8 V , bq2960, bq2961	1.764	1.800	1.836	
			V <sub>REG</sub> = 3.3 V , bq2960, bq2961, bq2962	3.200	3.300	3.400	
			V <sub>REG</sub> = 3.15 V , bq2962	3.050	3.150	3.250	
V <sub>REG</sub> REG Supply from 0 to 2 mA load	VDD $\geq$ 4 V, I $_{REG}$ = 0 $\mu$ A to 2 mA, $_{REG}$ = 0.47 $\mu$ F	V <sub>REG</sub> = 3.0 V , bq2962	2.900	3.000	3.100	V	
			V <sub>REG</sub> = 2.5 V , bq2960, bq2961	2.425	2.500	2.575	575
			V <sub>REG</sub> = 1.8 V , bq2960, bq2961	1.746	1.800	1.854	
I <sub>REG</sub>	REG Current Output	VDD ≥ 4 V, C <sub>REG</sub> = 0.47 μF		0		2	mA
I <sub>REG</sub> _ SC_Limit	REG Output Short Circuit Current Limit	REG = $V_{SS}$ , $C_{REG} = 0.47 \mu F$		4			mA
R <sub>REG_PD</sub>	REG pull-down resistor	REG is disabled		20	30	45	kΩ
Regulated	Supply Output Enable	e, REG_EN		· ·			
$V_{IH}$	High-level Input			1.6			V
V <sub>IL</sub>	Low-level Input					0.4	V
I <sub>LKG</sub>	Input Leakage Current	V <sub>IH</sub> < 6 V				0.1	μΑ
Regulated	Supply Undervoltage	Self-disable					
V <sub>UVREG</sub>	Undervoltage detection	Factory Configuration: 2.0 V to 2.8 V in	n 50 mV steps, T <sub>A</sub> = 25 °C	-50		50	mV
V <sub>UVHYS</sub>	Undervoltage Detection Hysteresis			250	300	400	mV
t <sub>UVDELAY</sub>	Undervoltage Detection Delay			4.5	6	7.5	s
V <sub>UVQUAL</sub>	Cell voltage to qualify for UV detection				0.5		V

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated




#### 7.6 Typical Characteristics





## **Typical Characteristics (continued)**





#### 8 Detailed Description

#### 8.1 Overview

The bq2960, bq2961 and bq2962 are second-level overvoltage (OV) protectors with a regulated output. Each cell is monitored independently by comparing the actual cell voltage to an overvoltage threshold  $V_{OV}$ . The overvoltage threshold is preprogrammed at the factory with a range between 3.85 V to 4.65 V.

The regulated output is enabled unless any of the cell voltages fall below the  $V_{UVREG}$  threshold. This threshold is preprogrammed at the factory with a range between 2 V to 2.8 V. For bq2960xy family, an external control pin, REG\_EN, is available to enable or disable the regulated output in addition to the  $V_{UVREG}$  detection.

**Table 3. Programmable Parameters** 

OVERVOLTAGE RANGE (V)	OVERVOLTAGE DELAY (s)	UNDERVOLTAGE RANGE (V)	REGULATOR (V)
3.85 to 4.6 in 50 mV step	3, 4, 5.5, 6.5		1.8, 2.5, 3.3 (bq2960, bq2961) 3.0, 3.15, 3.3 (bq2962)

## 8.2 Functional Block Diagram




Figure 9. bq2960 Block Diagram

Copyright © 2013–2017, Texas Instruments Incorporated



## **Functional Block Diagram (continued)**




Figure 10. bq2961 and bq2962 Block Diagram

#### 8.3 Feature Description

#### 8.3.1 Pin Details

#### 8.3.1.1 Input Sense Voltage, Vx

These inputs sense each battery cell voltage. A series resistor and a capacitor across the cell for each input is required for noise filtering and stable voltage monitoring.

#### 8.3.1.2 Output Drive, OUT

This terminal serves as the fault signal output in Active High.

#### 8.3.1.3 Supply Input, VDD

This terminal is the unregulated input power source for the device. A series resistor is connected to limit the current, and a capacitor is connected to ground for noise filtering.

#### 8.3.1.4 Regulated Supply Output, REG

This terminal is connected to an external capacitor and provides a regulated supply to power a circuit such as a Real Time Clock integrated circuit, or functions requiring a well-regulated supply. Maximum current load on this pin cannot exceed 1 mA.



#### **Feature Description (continued)**

The REG output has protection for overcurrent, using a current limit protection circuit, and also detects and protects for excessive power dissipation due to short circuit of the external load. This pin requires a ceramic 1-µF capacitor connection to VSS for improved stability, noise immunity, and ESD performance of the supply output. This capacitor must be placed close to the REG and VSS pins for connection.

#### 8.3.1.5 Regulated Supply Output Enable, REG\_EN (bq2960 Only)

This terminal is a high voltage input drain to enable and disable the regulated supply output, REG terminal. When the VREG\_EN >  $V_{IH}$ , the REG terminal output is enabled including the cell undervoltage detection function to self-disable the regulated supply. When the VREG\_EN <  $V_{IL}$ , the REG terminal output, the cell undervoltage detection and the regulated supply self-disable functions are disabled.

To keep the REG output enabled at all times, the recommendation is to connect the REG\_EN to the V1 termination. There is a 6-V clamp to protect the REG\_EN terminal from a high voltage input. By connecting REG\_EN to V1, the clamp circuit is not active.

When the REG output is enabled, VREG\_EN >  $V_{IH}$ , the REG output can be self-disabled if any of the cell voltages are <  $V_{UVREG}$ . The self-disable function is used to reduce power consumption when the battery pack is deeply depleted.

#### 8.3.2 Overvoltage Sensing for OUT

In the bq296xxx device, each cell is monitored independently. Overvoltage is detected by comparing the actual cell voltage to a protection voltage reference,  $V_{OV}$ . If any cell voltage exceeds the programmed OV value, an internal timer circuit is activated. This timer circuit causes a factory pre-programmed fixed delay before the OUT terminal goes from inactive to active state.




Figure 11. Timing for Overvoltage Sensing for OUT

#### 8.3.3 Regulated Output Voltage and REG\_EN Pin

For bq2960 and bq2961, there are three factory-preprogrammed options for the regulated output voltage, 3.3 V, 2.5 V, and 1.8 V. For bq2962, the regulated output voltage options are 3.3 V, 3.15 V, and 3.0 V. bq2962xy can potentially provide other regulated voltage output between 3.3 V to 3.0 V, contact Texas Instruments for detail.

At power up, the regulated output is on by default. If any cell voltage is below  $V_{UVREG}$  at device power up, the regulated output will remain on until the  $t_{UV\_DELAY}$  time has passed, the regulated out turns off after the delay time.

During discharge, if any cell voltage falls below the  $V_{UVREG}$  threshold for  $t_{UV\_DELAY}$  time, the regulated output is self-disabled. The regulated output turns on again when all the cell voltages are above  $V_{UVREG} + V_{UVHYS}$ .

## **Feature Description (continued)**





Figure 12. REG Output Timing

For bq2960 family, an external REG\_EN pin is available to enable and disable the regulated output function. To enable both the regulated output and the undervoltage self-disable features, the REG\_EN pin must be above  $V_{IH}$ . A microcontroller can be used to control the REG\_EN pin. Alternatively, connecting the REG\_EN pin to the bottom cell is another option to enable the regulated output function always.



## **Feature Description (continued)**






Figure 13. bq2960 Application Schematic

#### 8.4 Device Functional Modes

#### 8.4.1 NORMAL Mode

When all of the cell voltages are below the  $V_{OV}$  threshold AND above  $V_{UVREG}$  threshold, the device operates in NORMAL mode. The device monitors the differential cell voltages connected across (V1–VSS), (V2–V1), (V3–V2), and (V4–V3). The OUT pin is inactive in this mode. The regulated output is always enabled for bq2961. For bq2960, the regulated output is on only if the voltage on the REG\_EN pin is above  $V_{IH}$ .

Product Folder Links: bq2961 bq2962



#### **Device Functional Modes (continued)**

#### 8.4.2 OVERVOLTAGE Mode

OVERVOLTAGE mode is detected if any of the cell voltages exceed the overvoltage threshold,  $V_{OV}$ , for configured OV delay time. The OUT pin is activated after a delay time preprogrammed at the factory. The OUT pin will pull high internally. Then an external FET is turned on, shorting the fuse to ground, which allows the battery and/or charger power to blow the fuse. When all of the cell voltages fall below  $(V_{OV} - V_{HYS})$ , the device returns to NORMAL mode. The regulated output (if enabled) remains on in this mode.

#### 8.4.3 UNDERVOLTAGE Mode

The UNDERVOLTAGE mode is detected if any of the cell voltage across (V1–VSS), (V2–V1), (V3–V2), or (V4–V3) is below the  $V_{UVREG}$  threshold for  $t_{UV\_DELAY}$  time. In this mode, the regulated output is disabled. To return to the NORMAL mode, all the cell voltages must be above ( $V_{UVREG} + V_{UVHYS}$ ).

For a low cell configuration,  $V_n$  pin can be shorted to the  $(V_{n-1})$  pin. The device ignores any differential cell voltage below  $V_{UVQUAL}$  threshold for undervoltage detection.

#### 8.4.4 CUSTOMER TEST MODE

The Customer Test Mode (CTM) helps to reduce test time for checking the overvoltage delay-timer parameter once the circuit is implemented into the battery pack. To enter CTM, the VDD pin should be set at least 10 V higher than V3 (see Figure 14). The delay timer is greater than 10 ms, but considerably shorter than the timer delay in normal operation. To exit CTM, remove the VDD to VC3 voltage differential of 10 V, so that the decrease in the value automatically causes an exit.

#### **CAUTION**

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the device into CTM. Also avoid exceeding Absolute Maximum Voltages for the individual cell voltages (V3–V2), (V2–V1) and (V1–VSS). Stressing the pins beyond the rated limits can cause permanent damage to the device.

Figure 14 shows the timing for the Customer Test Mode.




Figure 14. Timing for Customer Test Mode



## **Device Functional Modes (continued)**

Figure 15 shows the measurement for current consumption of the product for both VDD and Vx.




Figure 15. Configuration for Integrated Circuit Current Consumption Test



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The bq296xxx is a family of second-level protectors used for overvoltage protection of the battery pack in the application. A regulated output is available to drive a small circuit with maximum I<sub>REG</sub> loading. The device OUT pin is active high, which drives a NMOS FET that connects the fuse to ground in the event of a fault condition. This provides a shorted path to use the battery and/or charger power to blow the fuse and cut the power path.

#### 9.2 Typical Application

Figure 13 shows the recommended reference design components.




Figure 16. Application Schematic

#### 9.2.1 Design Requirements

#### NOTE

Changes to the ranges stated in Table 4 will impact the accuracy of the cell measurements.

**Table 4. Parameters** 

PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT
Voltage monitor filter resistance	R <sub>IN</sub>	900	1000	4700	Ω
Voltage monitor filter capacitance	C <sub>IN</sub>	0.01	0.1	1.0	μF
Supply voltage filter resistance	R <sub>VD</sub>	0.1	_	1	ΚΩ
Supply voltage filter capacitance	$C_VD$	_	0.1	1.0	μF
REG output capacitance	$C_REG$	0.47	1	<del>-</del>	μF

#### NOTE

The device is calibrated using an  $R_{IN}$  value = 1  $k\Omega$ . Using a value other than the recommended value changes the accuracy of the cell voltage measurements and  $V_{OV}$  trigger level.

Product Folder Links: bq2961 bq2962



#### 9.2.2 Detailed Design Procedure

#### **NOTE**

The device VSS must be connected first during PCB test or cell attachment. Failure to do so can damage the REG pin.

- 1. If VSS pin cannot be connected first, it is required to add a resistor of a minimum of 5 ohms to a maximum of 10 ohms (a 5-ohm resistor is used in the reference schematic, Figure 17) in series with the REG capacitor. When VSS is floating, the REG capacitor always charges up to the VDD voltage. When VSS is finally connected, the REG capacitor will be discharged. Adding a small resistor in series reduces the current strength and avoids any potential damage to the REG pin. The 5-ohm resistor can be placed in series with the REG connect circuit (as shown in Figure 17) or in series of the REG capacitor (as shown in Figure 18). Placing the resistor in series with the REG circuit results in a small drop of VREG (for example: max loading of 1 mA with a 5-ohm resistor will drop 5 mV on VREG), but such a connection can protect again rush current discharge from both REG capacitor or external filter capacitor connected to the REG pin. Placing the resistor in series with the REG capacitor is an alternative to avoid additional drop in VREG if the filer capacitor used by the external circuit is much smaller than the REG capacitor.
- 2. After VSS is connected, the device allows random cell connect to the Vx pin.
- 3. Cell should be connected to the lower  $V_n$  pin; the unused  $V_n$  pin should be shorted to the  $(V_{n-1})$  pin. See Figure 17 for details.




Figure 17. 3-Series bq2961 and bq2962 Schematic

4. A zener diode can be added to the REG pin to VSS as shown in Figure 18. This is recommended to protect the circuit connected to the REG pin if floating VSS in the field is a risk concern. When VSS is floating (during cell connection when VSS is not connected first or in system fault with BAT— wire broken), the REG voltage always pulls up to VDD. In a 4-S configuration, the REG voltage can reach approximately 16 V with VSS floating. Adding a zener diode clamps the REG voltage to a safe level for the external circuits connected to the REG pin. Having the zener diode can also protect the external circuits if REG pin is shorted to OUT pin or any other high-voltage output terminal. If a zener diode is used, TI recommends putting the diode on the battery side with the bq296xxx device to allow protection on both the REG pin as well as the circuit connected to REG under floating VSS condition. The resistor in series with the REG pin is not required in this case.

Product Folder Links: bq2961 bq2962

orated Submit Documentation Feedback



The  $5\text{-}\Omega$  resistor limits the rush current discharge from the capacitor during cell connection when Vss is not connected first

This resistor is not required if Vss is connected first in the cell connection sequence.





Figure 18. 5-V Zener Diode

5. For 2- to 3-series applications, if an external control for the regulated output is required, select the bq2960xy family. Otherwise, select the bq2961xy family.

#### 9.2.3 Application Curves




Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



#### 9.2.4 Other Schematics






Figure 23. bq2960 Schematic with REG Output Always Enabled






Figure 24. bq2961 and bq2962 Schematic

## 10 Power Supply Recommendations

The maximum power is 15 V for bq2960 and 20 V for bq2961 and bq2962 on VDD.

NOTE
Connect VSS first during power up.

## 11 Layout

#### 11.1 Layout Guidelines

Use the following layout guidelines.

- 1. Ensure the RC filters for the Vx pins and VDD pin are placed as close as possible to the target terminal, reducing the tracing loop area.
- 2. The capacitor for REG should be placed close to the device terminals.
- 3. Ensure the trace connecting the fuse to the gate, source of the NFET to the Pack— is sufficient to withstand the current during a fuse blown event.

#### 11.2 Layout Example




Figure 25. Layout Example



## 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2013–2017, Texas Instruments Incorporated





2-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ296100DSGR	PREVIEW	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6100	
BQ296100DSGT	PREVIEW	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6100	
BQ296103DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6103	Samples
BQ296103DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6103	Samples
BQ296106DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6106	Samples
BQ296106DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6106	Samples
BQ296107DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6107	Samples
BQ296107DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6107	Samples
BQ296111DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6111	Samples
BQ296111DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6111	Samples
BQ296112DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6112	Samples
BQ296112DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6112	Samples
BQ296113DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6113	Samples
BQ296113DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6113	Samples
BQ296114DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6114	Samples
BQ296114DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6114	Samples
BQ296202DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6202	Samples



www.ti.com

## PACKAGE OPTION ADDENDUM

2-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ296202DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6202	Samples
BQ296203DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6203	Samples
BQ296203DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6203	Samples
BQ296212DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6212	Samples
BQ296212DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6212	Samples
BQ296213DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6213	Samples
BQ296213DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6213	Samples
BQ296216DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6216	Samples
BQ296216DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6216	Samples
BQ296217DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6217	Samples
BQ296217DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 110	6217	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## **PACKAGE OPTION ADDENDUM**

2-Mar-2017

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 21-Feb-2017


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ296103DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296103DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296106DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296106DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296107DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296107DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296111DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296111DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296112DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296112DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296113DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296113DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296114DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296114DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296202DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296202DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296203DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296203DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Feb-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ296212DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296212DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296213DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296213DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296216DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296216DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296217DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ296217DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ296103DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296103DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296106DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296106DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296107DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296107DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296111DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296111DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296112DSGR	WSON	DSG	8	3000	210.0	185.0	35.0




## **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Feb-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ296112DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296113DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296113DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296114DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296114DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296202DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296202DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296203DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296203DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296212DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296212DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296213DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296213DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296216DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296216DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ296217DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ296217DSGT	WSON	DSG	8	250	210.0	185.0	35.0

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



## DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/I 06/15

NOTE: All linear dimensions are in millimeters



## DSG (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated